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The recently deployed fifth generation (5G) cellular networks represent a significant technological 
advancement over fourth generation (4G) networks. Specifically, new 5G frequency bands were 
allocated at sub-6 GHz and instantaneous signal bandwidths were increased to satisfy the rapidly 
growing need for increased data rates. Furthermore, 5G uses more complex modulation schemes to 
improve spectrum efficiency. Finally, 5G introduced the massive multiple input multiple output 
(MIMO) concept, where multiple transceivers are used to direct the signal towards specific users, 
increasing channel capacity. 
Conventional power amplifiers (PAs) are not suitable for 5G applications due to the increased signal 
and system complexity. For example, while the popular Doherty PA (DPA) technique can efficiently 
amplify signals with complex modulation schemes, conventional DPAs have narrow bandwidths and 
poor linearity that preclude their use in 5G systems. This has motivated research into techniques to 
improve DPA bandwidths and linearity for use in 5G networks. 
This work focuses on bandwidth and linearity enhancements for sub-6 GHz DPAs realized using 
discrete components on a printed circuit board. Bandwidth is improved by using broadband 
architectures for the DPA output combiner network, the absorption of drain parasitics, and a broadband 
input matching network design. Linearity is enhanced by a proper drain biasing network design and 
careful selection of transistor source impedances. A 3.3–5.0 GHz DPA using these techniques is 
fabricated using Cree gallium nitride high electron mobility transistors on a Rogers RO4003C substrate. 
Measurements indicate 7.8–9.7 dB gain, 38.0–39.2 dBm output power, and drain efficiencies of 48.4–
67.1% (saturation) and 38.6–45.1% (6 dB output back-off) over the bandwidth, with good agreement 
between simulation and measurement results. Under wideband modulated signal excitation, the DPA 
offers very good linearity, ranging from -51 to -54 dBc at 100 MHz bandwidth and -50 to -52 dBc at 
200 MHz bandwidth, with an appropriate digital pre-distortion (DPD) algorithm and number of 
coefficients. A 2×2 DPA array is evaluated in a fully digital MIMO setup using a 2×2 antenna array 
with variable spacing to test various antenna crosstalk levels. The DPA array achieves excellent 
linearity characteristics under 100 MHz bandwidth signals and use of dual-input single-output DPD, 
with an adjacent channel power ratio below -48 dBc for all antenna coupling levels tested. The DPA 
remains the ideal choice in 5G MIMO systems when compared to a 2×2 class AB PA array since it can 
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Modern wireless networks are faced with a perpetual requirement to increase data rates to fulfill the 
growing demand for high-quality video streaming (for communication and entertainment purposes) and 
to accommodate the increasing number of Internet-connected devices, including self-driving vehicles 
and Internet of Things gadgets. Despite the continuous improvements brought by the fourth generation 
(4G) Long Term Evolution cellular standard, the growing data requirements of the future would not be 
satisfied, leading to the advent of fifth generation (5G) cellular networks. 
To enable increased data rates, 5G networks employ multiple new strategies. First, higher frequency 
bands have been allocated for 5G use in the sub-6 GHz space, such as 3.3–3.8 GHz, 3.3–4.2 GHz, and 
4.4–5.0 GHz [1]–[4] (new millimeter-wave bands have also been allocated above 24 GHz, which are 
outside the scope of this work). Figure 1.1 shows the distribution of new 5G frequency bands. 
Furthermore, wider modulation bandwidths and carrier techniques increase the bandwidth of the signal 
(up to 100 MHz for the sub-6 GHz bands) [1], [3]–[12]. As data rate is proportional to signal bandwidth, 
these bands provide higher data rates. Channel capacity for a given bandwidth is further enhanced by 
more sophisticated modulated schemes (both amplitude and phase modulation), which lead to a higher 
peak to average power ratio (PAPR) for the signal [1]–[6], [8]–[25]. Finally, 5G introduces the massive 
multiple input multiple output (MIMO) technique, which is shown in Figure 1.2. This allows the use 
of beamforming, where the signal can be directed towards a particular user, which improves signal 
quality and channel capacity. Although MIMO was already present in a few 4G systems, it featured 
only a few transmitters and receivers, whereas massive MIMO will expand this number up to 64 or 128 
[26] or more, greatly improving the effectiveness of this technique. 
The more stringent 5G system specifications improvements directly translate into more rigorous 
requirements for power amplifier (PA) design. Indeed, the PA is arguably the most important 
component in the transceiver [4], [9], [11], [26]–[27]. As it is the largest and most power-consuming 
component of the transmitter (between 40–60% of the power in base stations), it is the main determining 
factor for transmitter size and power efficiency [4], [11], [26]–[27]. Thus, improving PA efficiency 
leads to reduced energy usage in base stations, reducing costs, cooling needs, and environmental 
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impact. Furthermore, since the PA is the last active component in the signal chain, its linearity has the 
greatest effect on the transmitter’s overall linearity. This explains the need for improvements in PA 
design techniques for compliance with 5G standards. 
 
Figure 1.1 Spectrum of 5G frequency bands at sub-6 GHz and millimeter-wave (above 24 GHz) [28] 
 
Figure 1.2 Comparison of 4G (no beamforming) and 5G (MIMO beamforming) [29] 
1.2 Problem Statement 
The advancements in 5G techniques render existing 4G PAs and PA design techniques obsolete. Indeed, 
5G places more stringent linearity and efficiency requirements on PAs while requiring the PA to 
maintain this performance over a wider bandwidth and at higher carrier frequencies. As shown in Figure 
1.3 a), the high PAPR of higher-order modulation schemes signifies that the PA must handle signals up 
to the peak power while meeting the linearity requirements set by the 5G standard [adjacent channel 
power ratio (ACPR) and normalized mean square error (NMSE)] and remain as efficient as possible at 
the average power level. However, these specifications are in direct contradiction, as shown in Figure 
1.3 b). When a typical PA operates at its peak efficiency, its linearity performance may not meet the 
defined standard, and when the PA operates at output back-off (OBO) power level and meets the 
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linearity specifications, its efficiency degrades. Furthermore, in massive MIMO arrays, the PAs will 
interfere with each other due to crosstalk through the antenna array, introducing a load modulation 
effect to each of the PA outputs, degrading linearity and efficiency. Digital predistortion (DPD) can 
alleviate the linearity-efficiency trade-off by enhancing overall system linearity, allowing PAs to 
operate in a more nonlinear and efficient regime [13], [16]. 
The quest for an enhanced trade-off between efficiency and linearity has motivated the use of OBO 
efficiency enhancement techniques for PAs, which increase the power range where a PA operates near 
its maximum efficiency to handle high PAPR signals with high average efficiency. Of the multiple 
architectures available, the Doherty PA (DPA) is the most popular due to its inherent simplicity. 
However, the conventional DPA architecture suffers from significant bandwidth limitations, which are 
worsened by transistor non-idealities. Furthermore, although the DPA architecture is theoretically 
perfectly linear, its linearity is significantly compromised by transistor non-idealities in practice. Thus, 
the improvement of practical DPA bandwidth and linearity is a very active topic for researchers and is 
the main focus of this work. 
 
Figure 1.3 a) Peak and average powers of a signal [30], b) PA linearity-efficiency trade-off [31] 
1.3 Thesis Organization 
This thesis is organized as follows. Chapter 2 begins with a theoretical review of PA-related concepts. 
It then provides an overview of the different PA classes of operation (basic, high-efficiency, 
broadband), as well as PA OBO efficiency enhancement techniques including the DPA technique. 
Finally, the chapter concludes with a literature review of state-of-the-art broadband sub-6 GHz DPAs. 
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Chapter 3 describes a design methodology for a broadband, linearity-enhanced sub-6 GHz DPA 
based on discrete components and transmission lines (TLs) on a printed circuit board (PCB). Several 
bandwidth and linearity enhancement techniques are discussed and applied to a 3.3–5.0 GHz DPA 
design. Simulation results for the DPA after full electromagnetic (EM) simulation are presented. 
Chapter 4 presents measurement results for four different fabricated DPA units and compares them 
to simulation results. Modulated signal measurements for the individual DPA units and a 2×2 MIMO 
DPA array are presented, with the devices attached to an antenna array and driven with 5G-candidate 
orthogonal frequency division multiplexing (OFDM) modulated signals. 
Finally, Chapter 5 summarizes the main findings of this work and concludes with a section on 




High Power Amplifier Review 
2.1 Power Amplifier Basics 
2.1.1 Fundamental Power Amplifier Concepts 
Radio frequency (RF) PAs amplify signals generated by the RF transmitter to a higher power level, to 
improve the range of wireless transmission by the antenna. Ideally, the output signal faithfully 
reproduces the smaller input signal; however, at high power levels, the output signal is affected by PA 
nonlinear distortion, which is paramount to the study of PAs. 
Fundamentally, the PA is an RF amplifier consisting of a transistor with input and output matching 
networks (IMN and OMN). The IMN and OMN transform the source and load impedances, set to the 
system characteristic impedance (   = 50 Ω), into the impedances seen at the transistor reference 
planes (    and   ) as shown in Figure 2.1. The judicious choice of     and     based on the PA input 
and output impedances (    and      ) in the nonlinear region is the main aspect of PA design. 
 
Figure 2.1 Basic schematic of an RF PA 
At low input power (   ), the PA output power (     ) is proportional to     , as the PA operates in 







To amplify RF signals, the PA must consume a certain amount of direct current (DC) power, acting 
as a DC to RF converter. The efficiency with which the PA accomplishes this conversion is known as 







Drain efficiency is an accurate metric for assessing PA performance when the gain is high. However, 
high power RF PAs often have low gain and must be driven with a high     . When      cannot be 








Note that as   becomes large, the value of     tends towards   . 
As     increases, nonlinear distortion starts to occur. The ratio between       and      deviates from 
its small-signal value  . Since the output amplitude is distorted by the input amplitude, this type of 
distortion is known as amplitude to amplitude (AM-AM). A key PA performance metric is the 1 dB 
compression point (     ), or the       level where gain drops by 1 dB: 
      =     |    /          (2.4) 
The phase of the output signal may also change relative to its small-signal value if the PA exhibits 
memory effects, a type of distortion known as amplitude to phase (AM-PM). These nonlinearities cause 
degradation of the signal quality and must be minimized. 
Furthermore, as the PA is driven into a nonlinear regime, it emits harmonics, or frequency content at 
multiples of the signal frequency   . The nonlinear PA output signal  ( ) can be expressed as a power 
series of the input signal  ( ): 
 ( ) =    +    ( ) +    
 ( ) +    
 ( ) + ⋯ (2.5) 
If  ( ) is a sinusoidal signal of the form   ⋅ cos(2    ) =   ⋅ cos(   ),  ( ) can be expressed as: 
















cos(3   ) + ⋯ (2.6) 
The appearance of harmonics at multiples of the center frequency (  ) is evident, as shown in Figure 
2.2 a). However, these terms do not pose a problem because they are far from the desired frequency 
range and can be filtered out. 
However, when the input signal consists of multiple frequencies, equation (2.6) leads to 
intermodulation distortion (IMD). The output spectrum will then contain terms at frequencies that are 
the sums and differences of the harmonics as shown in Figure 2.2 b). If the input contains frequencies 
    and   , the second-order IMD terms are    ±    and the third-order IMD terms are  
2   ±    and 2   ±    . The 2   −    and 2   −    terms are problematic because they fall near   ,     
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and cannot easily be filtered out. These terms will cause out-of-band emissions interfering with 
neighboring communication channels, so it is critical to diminish IMD. 
 
Figure 2.2 Output spectra of a nonlinear PA for: a) Single-tone at   , b) Two-tone at 0.95  , 1.05    
2.1.2 Ideal Transistor Model 
The majority of RF PAs are based on a transistor operating as a current source. The transistor has three 
terminals: gate, drain, and source. In the common source configuration, the input is applied at the gate, 
the output collected at the drain, and the source is grounded. As shown in Figure 2.3, the simplified 
model of a field-effect transistor (FET) is a voltage-controlled current source. The gate-source voltage 
    is sampled and converted to a drain-source current     based on the transconductance (  ), and     
is converted to a drain-source voltage     based on the load impedance    . Figure 2.4 a) shows the     
to     transfer characteristic, demonstrating the three regions of operation: pinch-off (    below pinch-
off voltage   ), linear, and saturation (    above    ,   ,   =     ). In amplifier design, the FET is 
operated in the linear region to ensure    remains constant. Figure 2.4 b) shows the relationship 
between     and     at various    .     must not fall below the knee voltage    to ensure linear operation 
and must not exceed the drain-source breakdown voltage     . For the subsequent theoretical 
derivations, the knee voltage will be considered small (   ≈ 0) for simplicity. In real transistors,    
can be a significant fraction of     , which varies based on the instantaneous value of    , so the 




Figure 2.3 Simplified model of a transistor in the common-source configuration 
 
Figure 2.4 Transistor: a)     to     transfer characteristic, b)     vs.     at various     
2.1.3 Transistor Technologies  
According to [32], different RF and microwave applications require different ranges of power and 
frequency, each satisfied by a different transistor technology. Silicon-based technologies include 
complementary metal-oxide semiconductor (CMOS), silicon germanium (SiGe), and laterally diffused 
metal oxide semiconductor (LDMOS). III-V technologies are based on compound semiconductors 
composed of Group III and Group V elements from the periodic table. The most common ones are 
gallium arsenide (GaAs) and gallium nitride (GaN). 
As shown in Figure 2.5 [32], SiGe and GaAs are mostly used for low-power, high-frequency devices. 
Although GaAs reaches higher power and frequency than SiGe, silicon-based technologies can 
integrate the PA with the rest of the transceiver on a single chip [33]–[34]. For high-power applications, 
the two dominant technologies are LDMOS and GaN, which can sustain much higher operating 
voltages than other technologies [32], [35]. While LDMOS is limited to lower frequencies, GaN quickly 
outperforms it as frequencies rise towards the GHz range, due to its significantly higher electron 
velocities [35]. GaN is also able to sustain higher breakdown voltages and temperatures, enabling 
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improve power density and smaller devices [35]. Thus, for sub-6 GHz 5G applications, which mainly 
consist of discrete devices on PCBs, GaN is the optimal technology [32], [35]. 
 
Figure 2.5 Optimum transistor technology vs. frequency and output power range [32] 
2.2 Power Amplifier Classes 
The different PA classes of operation are distinguished by the biasing point of the transistor and the 
load network at the transistor drain. The transistor is biased at a quiescent gate voltage    ,  and drain 
voltage    , with a corresponding quiescent drain current    , . The various classes offer trade-offs 
between linearity and efficiency, which are detailed in [36] and will be summarized in this section. 
2.2.1 Class A 
In class A,    ,  is set to the midpoint between    and    ,    (   ,  is half of     ), and     is set to 
the midpoint between      and   . Assuming    ≪      , the biasing point is given as follows [36]: 







This bias point allows the voltage and current to swing from 0 V to      and 0 A to      , with 
amplitudes of     /2 and     /2, respectively. To ensure both     and     reach their maximum swing 










In class A, the PA maximum (saturated) output power (    ), DC power consumption (   ), and 

































  = 0.5 =  50% (2.11) 
Class A PA efficiency is theoretically limited to 50%. Furthermore, since     is constant and 
independent of      ,    drops proportionally to      , which is unsuitable for handling high PAPR 
signals. However, class A PA linearity is very good because the     and     are both sinusoidal, and 
gain is high because the PA is conducting for the entire range of the input signal. Therefore, class A 
PAs are mostly used for instrumentation applications, and rarely in cellular applications. 
2.2.2 Reduced Conduction Angle Classes 
The main disadvantage of the class A PA is its low efficiency, especially at OBO. Different classes of 
operation can be obtained by setting    ,  such that    ,  is below     /2. For example, class B 
operates the transistor at    ,  =     and    ,  = 0. In class B, the transistor conducts for only half of 
the input signal waveform and operates in cutoff for the other half. In other words, the conduction angle 
of the class B PA is   = 180°, whereas it is   = 360° for the class A PA. 
Besides classes A and B, there exists a continuum of PA biasing conditions. Class AB PAs are biased 
such that 0 <    ,  <     /2 such that 180° <   < 360°. Class C PAs are biased at    ,  <    such 
that   < 180°. In all these cases, the drain is biased at     =     /2. Figure 2.6 a) shows the 
relationship between    ,  and    ,  for the different classes, and Figure 2.6 b) shows the load lines, 
which relate the instantaneous voltage and current,    ( ) and    ( ), for each class. As the conduction 
angle decreases, the transistor spends more and more of the cycle at zero current, reducing    . The 
reduced PA classes have different linearity-efficiency trade-offs, which can be directly computed from 




Figure 2.6 PA class A, AB, B, C: a) Biasing point, b) Load line 
Figure 2.7 a) shows the time-domain waveforms of    ( ) for the various classes of operation. The 

















 /2 <    <  
(2.12) 
By applying Fourier analysis, the drain current can be written as follows [36]: 

























When   is reduced, harmonics appear in    ( ). Figure 2.7 b) plots the amplitudes of the first five 
harmonics against  , showing that as   decreases, harmonic distortion increases. To avoid power 
dissipation at the harmonics, which is undesired because they do not contribute to the useful signal, the 
load network must feature short-circuits at the harmonic frequencies to force the voltage at the 
harmonics to zero. Thus, only the DC current    and fundamental current     influence   . Interestingly, 




Figure 2.7 a)     waveforms vs. conduction angle, b)     harmonic amplitudes vs. conduction angle 
Based on these parameters,     ,     ,    , and    can be calculated for a general value of  .      
is set to simultaneously maximize voltage amplitude (    /2) and current amplitude (  ).      is 
calculated based on the fundamental voltage and current amplitudes, and    , based on the DC voltage 























Note that   = 2  is consistent with the parameters for class A derived previously (   =    =
    /2). Furthermore, for the special case of the class B PA (  =  ),    =     /  and    =     /2 
are obtained. Thus, class B has the same      and      as class A, but with a significantly lower     
and higher    as shown in equation (2.21). Figure 2.8 a) plots    against       for different biasing 
points, showing that for smaller values of  , efficiency is higher at      and drops off slower at OBO. 









≈ 78.5% (2.21) 
Figure 2.8 b) plots       against      for various biasing points to assess gain and linearity. The gain 
follows the opposite trend of   : it decreases monotonically as   decreases since the PA conducts for 
a smaller portion of the input signal. In terms of linearity, for classes A and B,       is always 
proportional to     because   is constant (  = 360° for class A,   = 180° for class B). Thus, class A 
and B are perfectly linear in theory, although class B has a 6 dB lower gain because half of the input 
signal is not utilized. For classes AB and C,   changes as the input signal magnitude changes, so they 
are nonlinear (weakly for class AB, strongly for class C). The characteristics of the different classes of 
operation of the PA based on conduction angle are summarized in Table 2.1. 
 
Figure 2.8 a)    vs.       at various conduction angles, b)       vs.     at various conduction angles 










A   = 2  50% Poor Best Ideal Good 
AB   <   < 2  50%–78.5% Fair Good Good Best 
B   =   78.5% Good Fair Ideal Good 
C 0 <   <   78.5%–100% Best Poor Poor Poor 
2.2.3 High Efficiency Classes 
The reduced conduction angle class PAs presented in the previous section offer trade-offs between 
linearity and efficiency. However, as    tends towards 100% in class C, gain and       both quickly 
drop to zero. Therefore, other high efficiency classes were developed, such as classes F and F-1 [36].  
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As described in [27], [36]–[37], class F operation aims to achieve a square wave    ( ) and a half-
sine wave    ( ) , and class F
-1 is its dual, with a half-sine wave    ( ) and square wave    ( ). As 
shown in Figure 2.9 a) and b), the overlap between the     and     waveforms of class F and F
-1 PAs 
decreases as more and more harmonics are terminated and disappears if all harmonics are terminated.  
Class F PAs are biased in class B, to obtain a half-sine    , and class F-1 PAs are biased in class A 
and overdriven to approximate a square wave    .     waveforms are engineered by setting the 
harmonic impedances appropriately. In class F, the odd harmonics are open-circuited and even 
harmonics are short-circuited to obtain a square wave. In class F-1, the even harmonics are open-
circuited and odd harmonics are short-circuited to obtain a half-sine wave. The current and voltage 
waveforms can be written as follows [36]–[37]: 






cos(  ) + ⋯ (2.22) 






cos(  ) + ⋯ (2.23) 






cos(  ) + ⋯ (2.24) 






cos(  ) + ⋯ (2.25) 
    ,     ,    , and    are the following [36]: 















⋅     ,        (2.26) 






























= 1 = 100% (2.30) 
From equations (2.28) − (2.30), both class F and F-1 provide    = 100% and increased      from 
the transistor. However, class F is preferred in wireless applications because it provides increased      
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compared to class B (easier to match to    = 50 Ω) and does not require overdriving the transistor like 
class F-1 [37]. 
In practice, ideal class F and F-1 terminations cannot be achieved because of the infinite number of 
terminated harmonics. Practically, up to three harmonics can be terminated with a single stub matching 
network and  /4 biasing TL [27]. The relationship between the number of terminated harmonics and 
   for class F PAs is given in Table 2.2, showing a 10 percentage point improvement from class B by 
terminating the third harmonic [36]. 
Table 2.2 Efficiency of class F PA vs. number of terminated harmonics 
 
Voltage harmonics 
1 1, 3 1, 3, 5 1, 3, 5… ∞ 
Current 
harmonics 
1 0.500 0.563 0.586 0.637 
1, 2 0.667 0.750 0.781 0.849 
1, 2, 4 0.711 0.800 0.833 0.905 
1, 2, 4… ∞ 0.785 0.884 0.920 1.000 
 
 
Figure 2.9    ( ) and    ( ) waveforms vs. number of harmonics for: a) Class F, b) Class F
-1 
2.2.4 Broadband Classes 
The reduced conduction angles and high efficiency PAs require open-circuit or short-circuit harmonic 
terminations, which cannot be maintained over wide bandwidths, so these PAs are narrowband by 
nature. Indeed, PAs and other RF circuits can be characterized by their fractional bandwidth (FBW), 
which is the ratio of bandwidth to center frequency, an important figure of merit to determine if a circuit 
is broadband or narrowband. For example, conventional class F PAs have less than 10% FBW [7]. A 
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broadband alternative is the class J/J* PA, which maintains the performance of class B without the strict 
requirement of shorted harmonics [36], [38]–[39], and can achieve above 120% FBW [27]. 
Class J/J* is based on the class B biasing point, so the drain current waveform equation is obtained 
from equations (2.13)–(2.16) with the conduction angle set to   =   [36], [38]–[39]: 









cos(2  ) + ⋯ (2.31) 
However, as shown in [27], [36], [38]–[40], class J/J* allows the fundamental load impedance to 
deviate from      and the second harmonic impedance to take reactive values instead of a strict short-
circuit. The other harmonics are still assumed to be short-circuited. The fundamental and second 
harmonic impedances (  ,   ) are chosen based on equations (2.32) and (2.33), where −1 <   < 1. 
  = 0 corresponds to class B, whereas class J and J* operation refer to the regions where −1 ≤   < 0 
and 0 <   ≤ 1, respectively. 




  ⋅      (2.33) 
Figure 2.10 a) shows the impedances     and     on a Smith chart normalized to     .     has a 
constant resistive component      with a reactive impedance component, and     has only a reactive 
component with opposite sign to    . These conditions can be achieved over a broad bandwidth: in fact, 
the matching network can be designed such that as frequency varies,     and     vary along the class 
J/J* curves. This is known as continuous class B/J/J* design [38]–[39]. 
The class J/J* load network produces a drain voltage given by equation (2.34) where     represents 
the supply voltage [36], [38]–[39]: 




As shown in [36], [38]–[40], this shape of    ( ), together with    ( ) given in equation (2.31), 
results in      , linearity, and efficiency identical to a class B PA. Indeed, the first two terms,     (DC 
voltage) and −    ⋅ cos (  ) (real part of the fundamental voltage), are the same as for class B. Thus, 
      and efficiency are identical to class B. The third and fourth terms are purely imaginary and 
dissipate no power, but shape the drain voltage waveform to avoid intrusion into the knee region to 
maintain the same linearity as class B. However, class J PAs have limitations. The peak value of    ( ) 
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is significantly higher than in class B for the same    , as shown in Figure 2.10 b), so a continuous 
class B/J/J* PA design must use transistors with higher      or decrease     which lowers     . 
Furthermore, the maximum theoretical bandwidth is one octave, since the fundamental and second 
harmonic frequency ranges overlap beyond that point, while they require different termination styles. 
Also, class J PAs only achieve class B efficiency, not 100% like the class F/F-1 PAs. 
 
Figure 2.10 Continuous class B/J/J*: a)     and     vs. frequency, b)    ( ) and    ( ) for various   
Continuous class B/J/J* principle can be applied to class F/F-1 PAs, leading to broadband and highly 
efficient continuous class F/F-1 PAs (equivalent efficiency to conventional class F/F-1 without strict 
harmonic open and short circuits). The PA can also be designed to transfer between continuous class F 
and F-1 over its bandwidth. Formulations that allow resistive components for the harmonic terminations 
[7], [27], [40] also exist, allowing bandwidths exceeding one octave. The detailed theory of continuous 
class F/F-1 PAs is outside of the scope of this work. 
2.3 Output Back-off Efficiency Enhancement Techniques 
The PA classes presented so far are all targeted maximum    at     . However, modern communication 
signals have high PAPR, so the PA spends most of the time at OBO, leading to a rapid drop-off in    
as       decreases. This led to the development of techniques that allow the PA to maintain peak    at 
OBO. These techniques are either based on supply modulation, such as envelope elimination and 
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restoration (EER) or envelope tracking (ET) or based on load modulation, such as the outphasing PA 
and DPA.  
2.3.1 EER and ET Power Amplifiers 
EER and ET PAs are described in [36]. Both techniques are based on supply modulation. A diagram of 
a supply modulated PA is shown in Figure 2.11. The PA     is dynamically adjusted based on the 
envelope of the input signal using a supply modulator (SM). Thus, as signal level decreases from peak 
power,     decreases proportionally, such that the PA always outputs the highest fundamental voltage 
   allowed by     and maintains its peak efficiency across a wide range of power levels.  
 
Figure 2.11 Block diagram of a supply-modulated PA (EER/ET) 
The main distinction between EER and ET is the input signal to the PA. In EER, the envelope is 
eliminated through a limiter: the input signal to the PA has constant amplitude and contains only phase 
information. Since      is constant, a nonlinear and thus very efficient PA can be used. However, the 
SM must track the envelope perfectly, which is very difficult to accomplish and is a major limitation 
of EER. The time alignment of the SM and PA paths must be near-ideal, otherwise the incorrect 
amplitude will be restored to the PA output signal, causing distortion (third-order IMD approximately 
-30 dBc for a delay mismatch of 10% of the RF bandwidth) [41]. Thus, EER is limited to signal 
bandwidths much lower than the hundreds of MHz required by 5G. Furthermore, to maintain the output 
signal linearity, the supply modulation must be maintained down to 0 V, which requires a very high 
dynamic range SM. 
In contrast, ET does not eliminate the amplitude information from the PA input signal and requires 
a linear PA, such as class B, which is typically less efficient than nonlinear classes. However, the 
requirements on the supply tracking are relaxed: the time alignment requirement is not as stringent and 
the SM can operate at a lower dynamic range, not necessarily down to 0 V. Unfortunately, EER still 
has practical implementation problems. Accurate delay alignment between SM and PA still plays a 
 
 19 
role: if     is too low, or too high for the signal, linearity or efficiency will suffer, respectively. 
Furthermore, a broadband SM is required: the signal envelope is a vector sum of the in-phase and 
quadrature baseband components, so its bandwidth is theoretically infinite [6], [42]. In practice, the SM 
bandwidth must be four to eight times the signal bandwidth [6]. Broadband SMs are power-inefficient, 
so even if the PA is highly efficient, the overall efficiency of the ET system will be degraded due to the 
low SM efficiency, as shown in equation (2.35) [15]. Thus, ET is also not viable for signal bandwidths 
in the hundreds of MHz required by 5G. 
       =     ⋅     (2.35) 
Improvements to the ET PA have been proposed in the literature. In [6], the authors propose to track 
the envelope squared or to the fourth power, which eliminates the square root function: the required 
bandwidth of the SM is only two or four times the baseband signal’s bandwidth. This improves     
significantly, at a small linearity penalty. The design in [15] features a soft-switching buck converter 
that eliminates overlap in the SM drain current and voltage waveforms, improving    . However, in 
general, ET is not a popular OBO efficiency-enhancement technique in state-of-the-art publications in 
the literature. 
2.3.2 Outphasing Power Amplifiers 
The outphasing technique is described in [16], [18]. A signal processor decomposes an amplitude- and 
phase-modulated signal    ( ) into two phase-modulated, constant-amplitude signals   ( ) and   ( ) 
as shown in equations (2.36)–(2.38).   , ( ) are then amplified using two PAs and combined at the 
output to form an amplified version of    ( ). Since both PAs always operate at a constant     , they 
can be nonlinear and highly efficient topologies. The outphasing output combiner network (OCN) can 
be either isolated or non-isolated. Figure 2.12 a) shows a block diagram of an outphasing PA. 










⋅ cos[   +  ( ) ±  ( )] (2.37) 









Figure 2.12 Block diagrams of an: a) Outphasing PA, b) Isolated OCN, c) Non-isolated OCN 
With an isolated OCN, shown in Figure 2.12 b), each PA sees a load of      regardless of the other 
PA’s output signal, so both PAs always operate at peak   . However, while the PAs always operate at 
    ,       is proportional to  
 ( ). The excess power must be dissipated in the OCN, which is lossy. 
Thus, no OBO efficiency enhancement results: the only benefit is linearity. 
Chireix [43] proposed a non-isolated OCN, shown in Figure 2.12 c). The output impedance of each 
PA is modulated by the output of the other PA. The impedances seen by each PA are given in equation 




⋅ [1 ∓   ⋅ tan( )] =      ⋅ [1 ∓   ⋅ tan( ( ))] (2.39) 
As       decreases,  ( ) increases and   .  both increase, reducing the power output by each PA. 
Thus, the sum of the PA output powers equals       and the OCN is lossless. However, the load 
modulation also produces an imaginary impedance component, which degrades PA efficiency and 
linearity. Therefore, the Chireix OCN also includes compensating reactances ±   to restore the 
impedances     and     to a real value for a specific OBO level. Figure 2.13 a) shows     and     for both 
PAs with various levels of Chireix compensation. The resulting outphasing efficiency profiles, with 
peaks at the chosen OBO level and at     , are shown in Figure 2.13 b). 
The Chireix outphasing PA offers good OBO efficiency enhancement when handling high PAPR 
communication signals [1], [6], [8], [11], [15]–[16], [18], [22], [44]. However, the signal separation is 
very computationally intensive and requires a separate computer [16] or field-programmable gate array 
[18]. The baseband processor’s power consumption is not accounted for in reported efficiency figures 
[16], [18], which is not a realistic representation of the outphasing system performance. Furthermore, 
 ( ) is a nonlinear function of the baseband signal, so the signal processor’s bandwidth requirement is 




Figure 2.13 Chireix outphasing PA at various OBO levels: a) Load modulation, b) Efficiency profiles 
Improvements to the outphasing PA have been proposed in the literature. The outphasing PA in [18] 
uses broadband continuous class F PAs for improving the overall system bandwidth, and the authors in 
[16] propose a multi-mode outphasing PA with multiple branches in the Chireix OCN that can be 
switched on and off, providing OBO efficiency enhancement at various levels. However, the bandwidth 
limitations and high baseband system complexity per signal chain make the outphasing PA impractical 
for broadband 5G signals and MIMO applications.  
2.3.3 Doherty Power Amplifiers 
The DPA is an OBO efficiency enhancement technique based on load modulation occurring entirely in 
the RF domain without any signal processing. The basic DPA architecture uses two transistors, the 
main (or carrier), and the auxiliary (or peaking), connected as shown in Figure 2.14 [37].  
 
Figure 2.14 Block diagram of a conventional DPA 
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The basic DPA operation is derived in [37] and presented in this section. The main transistor is 
designed to reach peak efficiency at a certain OBO level     , while the auxiliary transistor is off. 
Then, for      ≤      ≤     , the auxiliary transistor begins to turn on, modulating the load 
impedance seen by the main transistor to maintain its peak efficiency until     , where both transistors 
reach peak efficiency. Thus, the overall DPA has efficiency peaks at      and     . 
Proper DPA operation requires the main and auxiliary transistor currents    and     to follow the 
profiles in equations (2.40) and (2.41), respectively.    is proportional to the normalized input voltage 
    and reaches its peak value   ,    when     = 1.     remains 0 (off) until     = 1/ , where   
represents the OBO level, then linearly rises towards its peak value   ,    at     = 1. 





⋅ (    − 1/ ),
0 ≤     ≤ 1/  
1
 
≤     ≤ 1
(2.41) 
To ensure the DPA reaches peak efficiency at      (    = 1/ ) and      (    = 1), the fundamental 
voltage amplitude of the main transistor (  ) must be maximized at      and     , and that of the 
auxiliary transistor (  ), at     . Let      be the optimum load resistance of the main transistor at     . 
Then, the optimum load resistance of the main transistor at      and aux. transistor at      are given 
by     ,    and     ,   , respectively. 
Since   ,    is   times lower than   ,   , the following equation for     ,    is obtained: 
    ,    =   ⋅      (2.42) 





It can be shown that the circuit in Figure 2.14 can be designed to present the optimum load 





       ⋅     ⋅     
 /    ⋅          
  =  
0   ⋅    
 /    0
  (2.44) 
Thus, the voltage and current relationships of the DPA can be written as follows, where bolded 











The appropriate phases of   
   and    are set using the  /4 TLs at the main transistor output and 
auxiliary transistor input. Thus, the analysis can be performed using only magnitudes. Equation (2.45) 









Applying Kirchhoff’s current law and Ohm’s law at node    results in the following relationship: 
  
  =    −    =
  
  
−    (2.47) 
The impedance seen by each transistor is the ratio of its drain voltage to drain current. Using 

























Setting    ,     to their optimum values from equations (2.42) and (2.43) results in the following: 











=       (2.50) 







=      (2.51) 







Solving equations (2.50)–(2.52) results in the following values for     ,   , and   /   : 







=   − 1 (2.55) 
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The conventional DPA design uses equal-sized devices with   ,    =   ,   , with   = 2. The 
auxiliary transistor turns on at half the input drive level. Figure 2.15 a) and b) plot the corresponding 
current and voltage profiles, respectively.    rises linearly from     = 0 to     = 0.5, then maintains 
its peak value, as desired.    rises proportionally to     which shows a useful feature of the DPA: it is 
theoretically linear, and any nonlinearities will be due to transistor nonidealities.  
Figure 2.15 c) plots the load modulation of the main and auxiliary transistors:     varies from 
    ,    = 2     to      and     varies from ∞ to     ,    =     . Figure 2.15 d) plots       for both 
transistors and the overall DPA against     , showing that the auxiliary transistor supplies the additional 
power to guarantee DPA linearity despite the main transistor load modulation. Figure 2.15 e) plots    
for the main and auxiliary transistor, as well as the overall DPA, against      . This plot highlights the two 
efficiency peaks in the DPA, occurring at      and     , which is 6 dB below     . The efficiency of a 
class B PA is also plotted for comparison, showing the DPA efficiency enhancement factor of 2 at 6 
dB OBO. 
 
Figure 2.15 Conventional DPA: a) Current profiles, b) Voltage profiles, c) Load modulation, 
d) Power profiles, e) Efficiency profiles 
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The DPA architecture is very suitable for amplifying modern high-PAPR communication signals 
with high power efficiency, especially in base station applications [1]–[6], [8]–[26], [44], [46]. The 
main advantage of the DPA over other OBO efficiency enhancement techniques is its simplicity: it is 
a single input, single output architecture requiring no baseband signal processing unlike EER, ET, and 
outphasing PAs [1], [11]. This is highly beneficial in MIMO systems with multiple low-power PAs: 
any additional baseband processing would have to be multiplied by the number of PA units, which 
would take excessive power and space. Therefore, the DPA is the selected OBO efficiency 
enhancement technique in this work.  
However, the conventional DPA formulation presented above suffers from bandwidth limitations: 
the  /4 TL has frequency-dependent characteristics, the output capacitance of the auxiliary transistor 
cannot be absorbed, and broadband phase alignment is difficult [1], [4], [8], [9], [14], [17], [19]–[21], 
[23]–[24], [44], [46]. Moreover, the conventional DPA with symmetric transistors is limited to 6 dB 
OBO efficiency enhancement: for higher PAPR signals, performance is limited [12], [44]. Furthermore, 
several non-idealities of real transistors lead to high nonlinearity in practical DPAs. The next section 
will cover practical DPA design challenges. 
2.4 Practical DPA Design Challenges 
2.4.1 Main and Auxiliary Device Biasing 
For synthesizing the main current   , which is proportional to    , a class B bias should be used in 
theory since it is perfectly linear. However, this assumption is based on an ideal FET transfer 
characteristic. The transfer characteristic of a practical Cree CGHV1F006 6 W 15 GHz transistor [47] 
is shown in Figure 2.16 a), exhibiting a soft transition between cutoff, linear, and saturation regions. 
This leads to a nonlinear    as shown in Figure 2.16 b). Due to the soft turn-on, class B is very 
nonlinear at low power in practice. However, in deep class AB (    ≈ −2.7  , near class B), the 
theoretical nonlinearity of the class AB bias can be used to cancel the practical nonlinearity of the 
transistor, leading to the flattest    curve. This biasing point is selected for the best overall linearity. 
The synthesis of     is significantly more complex. To obtain the required     curve with a turn-on 
point of     = 1/ , the transistor must be biased in class C. However, the peak transconductance of 
class C is significantly lower than in class B: for example, for   = 2,     will only reach     /5 instead 
of the required     /2 for a turn-on point of     = 1/2 [37]. Furthermore, the soft turn-on due to the 




Figure 2.16 CGHV1F006 transistor: a)     vs.     transfer characteristic, b)    vs.       at various     
[37] proposes solutions to the low auxiliary peak current. One option is to use an auxiliary transistor 
2.5 times larger than the main so that both transistors reach the same peak current. However, discrete 
transistors with specific size ratios are usually not available. Furthermore, larger transistors have larger 
parasitics, which degrade the bandwidth of the circuit. Alternatively, the input power can be split 
unevenly between the main and auxiliary transistors. By setting the input voltage    ,    2.5 times 
higher than    ,    , both devices will reach the same peak current. However, this implies that only 
13% of the power reaches the main transistor, reducing gain by 5.6 dB. Also, the uneven power divider 
is more difficult to realize than symmetric dividers. Another solution is to control the main and auxiliary 
inputs separately: the mixed-signal DPA replaces the single input RF source and power divider with a 
dual-channel signal generator to exercise full control over the main and auxiliary input signal magnitude 
and phase relationships and synthesize the desired current profiles exactly. However, both adaptive 
biasing and mixed-signal DPA suffer from additional design complexity.  
2.4.2 Device Capacitances and Package Parasitics 
To represent the high-frequency behavior of the transistor, the simplified transistor model of Figure 2.3 
must be augmented by adding parasitics components [37]–[39], as shown in Figure 2.17.  
The intrinsic parasitics are part of the transistor die itself, and include gate-source, drain-source, and 
gate-drain capacitances:    ,    ,    . These are nonlinear: their value depends on the applied voltages 




Figure 2.17 RF transistor equivalent circuit model 
    is highly nonlinear, with an abrupt change between the cutoff and linear regions. This 
nonlinearity generates harmonics in    , so it is crucial to design the gate biasing network (BN) to short-
circuit the harmonics. The nonlinear     also causes significant AM-AM and especially AM-PM 
distortion in PAs [37]–[39]. DPAs suffer from additional AM-PM distortion in the high-power region 
when the auxiliary transistor is turned on [2], [10], [13], [17], [25].     is more linear than    . 
However, its presence is still detrimental for PA design because it shifts the ideally resistive load 
termination      into a reactive region, which is frequency-dependent [37]–[39]. Furthermore, a large 
value of     will decrease the achievable bandwidth of the matching network. It is imperative to explore 
topologies for the DPA OCN that allow absorption of     and other drain parasitics to allow access to 
the main and auxiliary transistor intrinsic current sources and realize the load modulation over broad 
bandwidths. 
The feedback capacitor     is significant despite its small size [37]–[39]. Since it forms a path 
between the output and input, the transistor is bilateral, which leads to potential instability. Furthermore, 
    creates a dependence of the OMN on the IMN and vice-versa, so the matching network design 
becomes iterative.     also causes an additional capacitance at the transistor input due to the Miller 
effect, given by equation (2.56), where     is the voltage gain of the transistor at the frequency of 
interest. 
    =     +     ⋅ (1 +   ) (2.56) 
The extrinsic parasitics are due to the packaging of the device and include bond wire resistance and 
inductance for all three terminals (   and   ), as well as pad capacitance for the gate and drain (    
and    ) [37]–[39]. Given that these are physical components, not model parameters, they are linear 
components. Thus, they do not cause parasitics, but degrade the bandwidth and cause an additional shift 
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in the design space of the matching network on the Smith chart.    and   , also contribute to decreasing 
the gain due to source degeneration. 
 
Figure 2.18 CGHV1F006 transistor intrinsic capacitances: a)     vs.    , b)     and     vs.     
2.4.3 Knee Region Effects 
The ideal assumption that    = 0 implies that the drain voltage can swing from 0 V to     . Hence, 
    is set to     /2 for maximum voltage swing. However, in a practical PA,    represents a 
significant portion of    . For example, for the CGHV1F006 transistor with     set to 28 V,    = 6   
or approximately 20% of    . To maintain linearity, the voltage must not be allowed to fall below   . 
Thus, the fundamental maximum voltage swing is given by the following [37]–[38]: 
   =     −    
The value of     
   and     
   (optimum load impedance and saturated power when considering the 























The second term in equation (2.58) shows that the knee region effect reduces      (and   ) 
significantly compared to the ideal class A or B. It is possible to trade off linearity for efficiency by 
choosing a load resistance between the original      and     
  , allowing a slight intrusion into the knee 
region [37]–[38].  
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2.5 Literature Review of Sub-6 GHz Broadband High-Frequency DPAs 
This section highlights the state-of-the-art DPAs in the literature that overcome the bandwidth 
limitations of the conventional DPA. To restrict the scope, the review focuses on DPAs that feature a 
single OBO efficiency peak. Multi-way DPAs also exist, with multiple auxiliary transistors that turn 
on at different OBO levels to provide more than two OBO efficiency peaks [37], [45]. 
2.5.1 Broadband DPAs 
[19] presents two 2.2–3.0 GHz, 40–42 dBm DPAs with 5–6 dB OBO where the OMN of each transistor 
and OCN are synthesized with the simplified real frequency technique (SRFT). The technique has a 
limitation: it can only maximize       and    at OBO or at saturation, leading to two distinct designs. 
Overall, neither of the two designs show proper DPA behavior: the efficiency curves show limited OBO 
   enhancement and performance is variable across the 2.2 to 3.0 GHz band. 
[9] extends the work in [19] with a 2.2–3.7 GHz, 43–45 dBm, 6 dB OBO DPA realized using SRFT. 
The proposed dual-transformation SRFT algorithm can optimize       and    at both OBO and 
saturation. The resulting DPA achieves good OBO    enhancement behavior across the entire 
bandwidth, with some degradation in the low-frequency bands, which were not fully optimized. 
[46] features a 3.0–3.6 GHz, 43–44 dBm broadband DPA with 6 dB OBO. The authors first match 
the individual transistors to 50 Ω by compensating the transistor parasitics (    and   ). The OCN uses 
the conventional DPA architecture in Figure 2.14 with an additional  /4 TL to match the output from 
   to 50 Ω. However, the DPA behavior falls off quickly across the band: the auxiliary transistor turns 
on too late at 3.0 GHz and too early at 3.6 GHz, degrading    at OBO. Thus, this architecture cannot 
be considered truly broadband. 
[8] features a 1.7–2.6 GHz, 45–46 dBm, 10 dB OBO post-matching DPA. The authors claim that the 
approach in [46], where the transistors are first matched to 50 Ω, is narrowband by nature. Instead, each 
transistor’s drain parasitics are absorbed into a  /4 TL, and an additional  /4 TL is added in the 
auxiliary branch. Then, a high-order, multi-section post-matching network (PMN) matches the output 
to 50 Ω. This approach guarantees a broadband behavior because the phase behavior of the  /4 OMNs 
is predictable, unlike the OMNs in [46], which require phase offset TLs and only work over narrow 
bandwidths. Indeed, this work shows very good OBO    enhancement and very consistent performance 
over the entire bandwidth, so it can be considered a broadband DPA. 
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[21] presents a 1.7–2.8 GHz, 44 dBm, 6 dB OBO DPA with compensating reactance ( /4 stub in 
parallel with   ). The authors show that this technique broadens the DPA bandwidth at OBO, with a 
small penalty at     . By moving a series compensating reactance in the auxiliary branch, the      
bandwidth can be restored while keeping the broader OBO bandwidth. This technique can also absorb 
the drain parasitics of the auxiliary transistor. The resulting DPA shows very consistent OBO    
enhancement due to the auxiliary transistor parasitic absorption. However, the    profile shows 
incomplete load modulation in the low-frequency band. 
[48]–[49] developed a generalized theory for the design of broadband DPAs, with a 2.1–2.6 GHz, 
41–45 dBm, 6 dB OBO DPA demonstrator. The OCN consists of a     =    ,  /4 TL in the main path 
and two  /4 TLs in the auxiliary path, one with    =     followed by one with    =    . The OCN 
is terminated with a resistor   . This configuration is known as inverted DPA because the main 
transistor output lags the auxiliary by 90°, unlike the conventional DPA where the auxiliary lags the 
main. The values of     ,    ,    , and    are based on the parameter α as shown below [48]–[49]: 







=   (2.61) 
This theory has two applications for broadband DPAs. First, it can be used to reduce the impedance 
transformation ratio (ITR) of the main transistor towards unity, which improves bandwidth (the 
conventional DPA has an ITR of 4). Figure 2.19 shows the relationship between  , ITR, and bandwidth 
at OBO. Second, the value of   can be used to engineer the value of    to 50 Ω based on the transistor’s 
    , avoiding the need for a PMN, which is another source of bandwidth limitations. In [48], the 
authors maximized the bandwidth with   = 0.5, but despite the strong theoretical basis, the 
experimental performance is mediocre (large variability of      and    across the bandwidth). 
[17] pushes the inverted DPA concept further by presenting a 1.5–3.8 GHz, 42–43 dBm, 6 dB OBO 
DPA, the highest FBW reported in the literature. The transistor parasitics are absorbed into  /4 TLs 
by using low-pass Π networks where one half of the “Π” is represented by the transistors’     and   , 
and the other half is transformed into a series TL and shunt stub. An additional  /4 TL is added in the 
auxiliary transistor path. The DPA behavior across the bandwidth is quite inconsistent, with most 
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frequency bands not exhibiting sufficient OBO    enhancement. This demonstrates that proper DPA 
function is difficult to obtain over a very broad bandwidth. 
 
Figure 2.19 Inverted DPA ITR,  , and bandwidth: a) ITR vs.  , b) Bandwidth vs.   [49] 
[12] generalizes the inverted DPA concept to accommodate arbitrary transistor sizes and OBO level 
and demonstrates the theory with a 2.55–3.35 GHz, 44–46 dBm, 8 dB OBO DPA. The characteristic 
impedances of the  /4 TLs in the OCN are given in equations (2.62)–(2.64), where   is the selected 
OBO level and   is the ratio between auxiliary and main transistor sizes. 





    =   ⋅      (2.64) 
The  /4 TLs are realized using OMNs that absorb the transistor drain parasitics. The resulting design 
achieves a favorable trade-off between bandwidth at OBO and at     , with good OBO    enhancement 
over the bandwidth, except in the very low frequency bands. Under wideband modulated signals (100 
MHz OFDM, 8.0 dB PAPR), the worst-case ACPR is -26 dBc/-52 dBc before and after DPD, 
demonstrating the DPA’s linearity. 
[11] proposes a 2.80–3.55 GHz, 43–45 dBm, 6 dB OBO DPA using a modified inverted DPA 
topology. The characteristic impedances of the  /4 TL-like OMNs are modified to     =     =
 2 ⋅     , and     =     , with a load resistance    = 2 ⋅     . The phase slopes of the OMNs are 
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not constant like a  /4 TL but are manipulated to achieve a constant value of   ,    = 2     over the 
bandwidth for very consistent OBO performance (but   ,    and   .    vary over the bandwidth unlike 
in the conventional DPA). The resulting DPA shows very consistent performance across the bandwidth 
at OBO, but performance varies significantly at saturation (up to 2 dB variation in     ). Under 
broadband modulated signals (120 MHz OFDM, 7.0 dB PAPR), worst-case ACPR is -30 dBc/ 
-51 dBc before and after DPD. 
[1] features a 3.3–3.8 GHz, 48–49 dBm, 8 dB OBO DPA where the authors apply the continuous 
class B/J/J* concept to the main transistor to extend the bandwidth. At     , the conventional class J/J* 
fundamental and second harmonic impedances     and     given in equations (2.32) and (2.33) are 
used. The authors also derive the required     and     for an arbitrary OBO level  , which are given in 








  ⋅      (2.66) 
  = 6 + |10 ⋅ log  ( )| (2.67) 
The authors then devise a DPA OCN that decouples fundamental and second harmonic impedance 
matching, allowing the realization of the desired     and    . The resulting DPA shows very good OBO 
   enhancement and consistent performance over most of the bandwidth. 
[23] improves upon the work in [1] with a 2.7–4.3 GHz, 39 dBm, 6 dB OBO class J DPA. The authors 
propose an ABCD matrix formulation of the transistors OCNs that can realize the required class J/J* 
impedances while absorbing the transistor parasitics to reach the drain current source plane, which had 
not been fully explored in [1]. The resulting design had very consistent OBO    enhancement in 
simulation, but incomplete EM simulation caused the measured performance to degrade. This design’s 
linearity is proven by testing with broadband modulated signals (80 MHz carrier aggregated, 7.0 dB 
PAPR): the ACPR is -22 dBc and-50 dBc before and after DPD. 
[13] proposes a 4.7–5.3 GHz, 39 dBm, 9 dB OBO DPA with reduced AM-PM distortion. First, a 
conventional DPA based on  /4 impedance inverter is designed, and its AM-PM distortion at      
(Δ  ) is obtained. Then, a new OCN is designed to provide an AM-PM of −Δ   to cancel the 
transistor’s AM-PM. The authors provide expressions for design parameters    (transistor size ratio), 
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   (OBO level), and   ,  (electrical length of TLs in the main and auxiliary transistor branches). Since 
the transistor sizes are unequal (   ≠ 1), the values of    ,    , and    are the following [13]: 
 







1 +    
 (2.70) 
An issue with this technique is that    and    depend on Δ  , so it is possible that the transistor size 
ratio required is unavailable, or that the required OBO level is not adequate for the signal’s PAPR. 
Furthermore,    and    take arbitrary values instead  /4 and  /2, which makes this technique 
incompatible with the inverted DPA bandwidth extension technique.  
The DPA designed in [13] achieved flat AM-PM in the high-power region, as desired, and very 
consistent performance over the bandwidth. However, the OBO    enhancement level was closer to 7 
dB due to the use of symmetric devices, which is incompatible with 9 dB OBO. This design has 
exceptional linearity: under very complex broadband modulated signals (160 MHz intra-band carrier 
aggregated, 7.4 dB PAPR), worst-case ACPR is as low as -36 dBc/-50 dBc before and after DPD.  
 
Figure 2.20 Continuous class J/J* DPA main transistor impedances at OBO and saturation [1] 
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Table 2.3 shows a summary of the broadband DPAs surveyed in this literature review. 















 Bandwidth (MHz) 
PAPR (dB) 
Transistor 
[19] 2.2–3.0 39.5–41.8b 6 50–67b 36–47b 7.4–8.8b -23 4.2 10.0 CGH40006 
[9] 2.2–3.7 43.0–44.6 6 55–69 45–53 10.2–11.8c -30 20 6.2 CGH40010 
[46] 3.0–3.6 43.0–44.0 6 55–66 38–56 11.5–12.8b — CGH40010 
[8] 1.7–2.6 44.6–46.3 10c 57–66 41–49b 10.2–11.6 -25 20 10.5 CGH40025 
[21] 1.7–2.8 44.0–44.5 6c 57–71 50–55 12.0–14.5 -29 20 6.5 CGH40010 
[48] 2.1–2.6 41.0–45.0 6 60–85 50–63 9.0–10.0 — CGH40010 
[17] 1.5–3.8 42.3–43.4 6 42–63 33–55 10.0–13.8 -42 7.0 9.0 CGH40010 
[12] 2.55–3.35 44.3–45.4 8 58–76 48–59 9.2–10.4 -26 100 8.0 CGH40010 
[11] 2.8–3.55 43.0–45.0 6 66–78 50–61 8.3–9.1 -30 120 7.0 CGH40010 
[1] 3.3–3.75 48.0–48.8 8 58–71 44–55 11.8–13.5 -30 40 8.0 CGHV27030 
[23] 2.7–4.3 38.5–39.2 6 48–61 40–43 8.0–10.0c -22 80 7.0 CGHV1F006 
[13] 4.7–5.3 39–39.5 9 52–57 30–33 7.7–8.2 -36 160 7.4 CGHV1F006 
aWorst-case ACPR reported over the bandwidth 
bEstimated from graph 
cDetermined from the graph of    vs.       
2.5.2 Multi-band DPAs 
Multi-band DPAs are an alternative to broadband DPAs in applications that must cover two relatively 
narrow, but widely spaced bands. Two types of multi-band DPAs are encountered: concurrent multi-
band, where the MNs are designed to cover both bands, and reconfigurable multi-band, where the 
second band is accessible by toggling switches to modify the circuit’s behavior. The work in [4] even 
combines both types of multi-band architectures to achieve a total of six bands, the most in any DPA.  
Concurrent multi-band designs such as [2] and [5] realize the transistor OMNs using   or Π 
topologies, which act as impedance inverters at two distinct, independently selected frequencies. The 
design in [5] employs short-circuited Π networks instead of the conventional open-circuited ones, while 
the design in [2] uses multi-stub OMNs. However, both designs are quite narrowband: [2] has only 80–
110 MHz per band, and [5] increases this to 250–420 MHz per band. This bandwidth is insufficient 
when considering the two bands of interest in this thesis, n77 (3.3–4.2 GHz) and n79 (4.4–5.0 GHz). 




Reconfigurable multi-band DPAs either have reconfigurable OMNs ([14]) or PA biasing voltages 
([3], [24]). In [14], two auxiliary branches each provide load modulation for 1.8–2.7 GHz and 2.7–3.4 
GHz, respectively. The desired branch is selected using switches. This technique is interesting if the 
two bands are closely spaced like in this thesis, but [14] shows very poor RF performance and 
inconsistency at the junction between both bands, so it is not a viable approach. In [3] and [24], the 
reconfigurability is achieved by swapping the roles of the main and auxiliary transistors. In [3], the 
reconfiguration leads to two additional narrow sidebands near    with poor RF performance compared 
to the main bands, which is not beneficial in this thesis because 3.3–5.0 GHz can already be covered 
by a single wide band. In [24], the reconfiguration unlocks a second frequency band centered at 0.5  , 
which is also not useful in this thesis. 
2.5.3 DPA-like Architectures 
New state-of-the-art load modulation architectures have also been proposed in the literature. These 
topologies aim to achieve DPA-like load modulation while avoiding some of the DPA’s limitations like 
the difficulty to extend the OBO level, which requires specific transistor size ratios. 
An alternative to the DPA is the load modulated balanced amplifier (LMBA), where the main PA is 
a balanced amplifier (BA). An auxiliary control amplifier (CA) drives the isolated port of the output 
hybrid to modulate the impedance seen by the transistors in the BA. The BA in [20] features a single-
input, single-output LMBA with a very wide bandwidth (1.8–3.8 GHz), but performance varies 
significantly over the band and OBO    enhancement is weak. The authors in [22] and [44] propose 
sequential LMBAs with 10 dB OBO. In the sequential LMBA, the CA plays the role of the main 
amplifier, and the BA is the auxiliary. This technique is naturally suited to realize high OBO level PAs 
since the BA (two transistors) has a higher current than the CA. Furthermore, OBO    enhancement is 
excellent in both [22] and [44]. However, the main transistor needs to be overdriven for proper OBO 
   enhancement, which shortens its lifespan and reduces the long-term viability of this technique. 
 Reconfigurable architectures have also been proposed for resiliency against load mismatch and 
antenna crosstalk, which is particularly important in MIMO applications where the PAs are directly 
connected to the antenna array. In [10], the authors propose a balanced-to-Doherty (B2D) DPA where 
the OCN can be switched between a conventional DPA OCN (DPA mode) and a 90° hybrid (balanced 
mode). DPA mode is the default configuration since it allows OBO    enhancement, but balanced 
mode can restore linearity to acceptable levels at certain load phase angles. In [25], the authors propose 
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a reconfigurable quasi-balanced (QB) DPA where the OCN can be reconfigured between conventional 
(series mode) and inverted (parallel mode). Series mode maintains better linearity and efficiency for 
   <     (left side of Smith chart), and parallel mode, for    >     (right side of Smith chart). Thus, the 
proper mode can be selected based on the load phase angle. Despite the obvious benefits for MIMO 
operation, the designs in [10] and [25] both had limited bandwidth (3.4–3.6 GHz) and are not suitable 
to cover the 3.3–5.0 GHz range in this thesis. 
2.5.4 Literature Review Conclusions 
After reviewing broadband, multi-band, and DPA-like architectures, the broadband DPA will be 
selected for this work. When considering the two closely spaced and relatively wide bands of interest 
(3.3–4.2 GHz and 4.4–5.0 GHz), it makes the most sense to cover them with a single broadband 3.3–
5.0 GHz DPA. The corresponding 41% FBW is easily achievable, even at similar frequency ranges (for 
example, [23] covered a 2.7–4.3 GHz range, corresponding to a 47% FBW). 
Among broadband DPA techniques, a few are unsuitable. Employing optimization-based techniques 
such as SRFT did not produce the best RF performance in [9], [19] and does not provide a proper insight 
into the behavior of the circuit, so it is difficult to determine whether DPA-like load modulation is truly 
occurring across the entire bandwidth. Instead, an approach that is well-grounded in theory is selected, 
such as the inverted DPA, which provided more tangible bandwidth improvements in [12], [13], [17], 
[23], [48]. The design will consist of an inverted DPA with low-order impedance inverters and a high-
order PMN for the broadest bandwidth [8]. Continuous class B/J/J* termination is not necessary to 
achieve wide bandwidths as shown in [17], but an effort will be made to achieve purely reactive 
harmonic terminations to improve efficiency. The AM-PM compensation technique in [13] is difficult 
to implement over broad bandwidths and combine with other bandwidth-enhancing techniques, so it 





3.3–5.0 GHz Linearity-Enhanced DPA Design 
This chapter will describe the design of a 3.3–5.0 GHz linearity-enhanced DPA for use in MIMO arrays. 
It will begin with design specifications for the DPA, then present a design strategy for the DPA. The 
details of each transistor design (BN, OCN, IMN, power divider) will be described, and the EM-
simulated performance of the full DPA will be shown. 
3.1 Design Specifications 
The design specifications will be based on the conclusions in Chapter 2’s literature review, as well as 
the targeted bandwidth, 3.3–5.0 GHz. For this frequency range, the exotic DPA-like architectures are 
not suitable because of their high complexity, which makes very high frequency design difficult due to 
additional parasitics (none of them reach 4.0 GHz). Furthermore, the multi-band DPAs will not be 
considered because they are best suited for two narrow, widely spaced frequency bands: in this work, 
the bands of interest are 3.3–4.2 GHz and 4.4–5.0 GHz, with only a 200 MHz gap in the middle, so this 
situation does not apply. The desired frequency band, 3.3–5.0 GHz, is only 41% FBW, which is easily 
achievable with conventional broadband architectures. This leaves the broadband DPA. The inverted 
DPAs employing a PMN architecture offered the best bandwidth characteristics, so this topology will 
be selected for the OCN. The class J transistor bias might be considered if achieving the desired 
bandwidth is difficult, and the AM-PM compensation technique might be considered if AM-PM cannot 
be improved at    using other means. 
The frequency range of 3.3–5.0 GHz limits the choice of transistor: the only reported design above 
5.0 GHz uses the CGHV1F006 transistor [13]. Since this work must also reach 5.0 GHz, the 
CGHV1F006 transistor will be selected for its superior high-frequency performance. The transistor 
choice also influences the OBO level: anything above 6 dB requires a larger auxiliary transistor for 
optimum DPA performance. Since the Cree 15 GHz family includes only the CGHV1F006 6 W 
transistor and CGHV1F025 25 W transistor [50] (which is overkill), the design will be based on 
symmetric CGHV1F006 main and auxiliary transistors and target an OBO level of 6 dB.  
The choice of transistor and frequency range influence the selection of the PCB substrate. Since the 
CGHV1F006 transistor is a high-voltage (40 V), relatively low-power (6 W) device, the optimum load 
resistance is estimated to be      ≈ 133 Ω according to equation (3.1) (a simplified formula ignoring 
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knee voltage). Given this high value, a high substrate thickness is required to achieve    ≈      for the 
TL in the OCN: a 32-mil Rogers RO4003C substrate is selected, with    = 3.55 and tan   = 0.0021 






The targeted performance specifications are based on similar designs in the literature. In particular, 
[23] is also based on CGHV1F006 transistors for 6 dB OBO and the frequency range (2.7–4.3 GHz, 
46%) is very similar to this work, although    is lower. Thus, the targeted specifications will be based 
on those achieved in [23]: a small-signal gain of 8.0–10.0 dB,      of 38.5–39.2 dBm,    of 48–61% 
at      and 40–43% at 6 dB OBO. This work will attempt to achieve or exceed these specifications 
while covering the new 5G sub-6 GHz frequency bands. 
3.2 Design Strategy 
The first step in the design of any PA is transistor characterization. The CGHV1F006 transistor will be 
characterized using DC, stability, and load pull simulations, to determine the biasing points and value 
of      for the design. Then, the BNs for the transistor drain and gate will be designed. The rest of the 
DPA design is performed from right to left, starting from the OCN, then the two transistor IMNs, and 
finally the input power divider. 
Each network is first designed at the schematic level using microstrip TLs and ideal passive 
components. Then, the passives are be replaced with their equivalent circuit model (supplied by the 
manufacturer) and the circuit is tuned to recover the desired performance. RF-grade passive 
components are selected to minimize parasitics. Then, the schematic is converted to a layout and EM-
simulated using Keysight ADS (Momentum). When all networks are EM-simulated, the full layout is 
exported to Ansys HFSS for full 3D EM simulation. Final changes are made to restore the original 
performance, then the layout is transferred to Altium Designer and fabrication files are exported. 
3.3 Transistor Characterization 
3.3.1 DC Characterization 
The CGHV1F006 transistor class A DC load line is shown in Figure 3.1. This is used to determine 
    , which is the same for class A and B. The pinch-off voltage is    = −3.0  , the knee voltage is 
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approximately    = 7   and the corresponding drain current is      = 600   . Based on     =
40  , the maximum voltage swing would be from 7 to 73 V, corresponding to      ≈ 110 Ω as shown 
in Figure 3.1 a). This results in a 0.3 mm TL width on the selected substrate, which is quite narrow for 
high current carrying traces at the PA output: realizing the DPA OCN, which requires    ≈      (and 
possibly higher), would be difficult. Hence, alternatively, the transistor can be biased at     = 28  , 
resulting in a voltage swing from 7 to 49 V,      ≈ 70 Ω as shown in Figure 3.1 b) and a 1 mm TL 
width, which relaxes requirements for the OCN realization. The trade-off is a loss of      due to the 
lower voltage swing and is commonly done for this transistor: for example, [13] used     = 30   and 
[23],     = 28  . 
 
Figure 3.1 CGHV1F006 transistor load line and      for: a)     = 40  , b)     = 28   
3.3.2 Stability Characterization 
Before performing any large-signal tests, the transistor must be stabilized in small-signal conditions, 
with the network shown in Figure 3.2. Most importantly, the transistor must be stabilized at low 
frequencies, which is the function of resistor   . Furthermore, in the 3.3–5.0 GHz operating band, the 
load stability region of the transistor must be well outside the range of impedances that it will experience 
during operation. However, unconditional in-band stability is not desired because the maximum 
available gain (MAG) will be too low. In-band stabilization is the function of resistors    and capacitor 
  , which shunts    to maintain acceptable gain at high frequencies. 
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For stabilizing the CGHV1F006 transistor, the selected stabilization values are    = 100 Ω,    =
1.4   , and    = 50 Ω (note that these are not ideal components but use equivalent circuit models of 
practical components). As shown in Figure 3.3 a), these component values bring the stability factor at 
low frequencies (below 1 GHz) well above 1 (unconditional stability), while maintaining sufficient 
MAG within 3.3–5.0 GHz. For the 3.3–5.0 GHz range, the transistor is only conditionally stable, so 
source and load stability circles are plotted in Figure 3.3 b) to assess stability. Only loads inside these 
circles are unstable, and since they are on the left-hand side of the Smith chart, they are not concerning 
(the impedances seen by the main and auxiliary transistors are within [    , 2 ⋅     ] and [    , ∞], 
respectively. This concludes the stability study. 
 
Figure 3.2 CGHV1F006 transistor stabilization circuit 
 
Figure 3.3 CGHV1F006 transistor: a) Stability factor/MAG, b) Load and source stability circles 
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3.3.3 Load Pull Characterization 
After the approximate value of      is known from DC analysis, load pull is performed to determine 
the exact value of     , as well as the value of the nonlinear    . The drain parasitic network is shown 
in Figure 3.4, and the values of the linear drain parasitic components (package parasitics) are obtained 
from ColdFET analysis (  ,  = 0.64   ,   ,  = 0.05   ,     = 0.22   ) [23].  
 
Figure 3.4 CGHV1F006 transistor drain parasitic network 
The load pull is performed at the fundamental frequency, with source and load harmonics short-
circuited, in accordance with class B bias conditions. The transistor is driven directly with a conjugate-
matched source whose value is obtained by source pull. The package parasitics   , ,   , , and     are 
de-embedded before performing the load pull, so the optimum load impedance       obtained consists 
of a positive susceptance      to cancel     in parallel with     . Thus,      and     are determined 
as shown in equations (3.2) − (3.4): 














Load pull is performed at various frequencies from 3.2 to 5.0 GHz in 0.45 GHz steps and at various 
power levels, which is important to determine      (at saturation) and     ,   . The main transistor is 
biased in class AB, at    ,  = −2.78  . The resulting values of      and     are shown in Figure 3.5 
a) and b), respectively. The obtained plots show good consistency of      and     over the design 
bandwidth, especially in the high-power region, which confirms the load pull data. From the plots, the 
maximum power per transistor was reduced to      = 4   due to the reduction in    , and      ≈
77 Ω. At OBO, where      = 2  ,     ,    = 125 Ω, which is not exactly double of      due to 
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nonlinearities such as the knee region effect. Load pull is also performed for the class C-biased auxiliary 
transistor (   ,  = −6.0  , plots not shown for brevity). This results in     ,    = 88 Ω since the ratio 
of currents   ,   /  ,    = 70/88 (i.e., the auxiliary PA has a lower drain current at      = 4  ). Since 
  ,   /  ,    < 1, the load modulation ratio     ,   /     will be lower than 2. As for    , since it is 
not too nonlinear, a constant value of     = 0.5    will be assumed for the design. 
 
Figure 3.5 CGHV1F006 transistor class AB load pull: a)      vs.      , b)     vs.       
3.4 Biasing Network Design 
The design of the BN is critical to the linearity performance of the DPA. Indeed, the BN determines 
the low-frequency range until which the transistor drain impedance     maintains a low value, which is 
known as video bandwidth [45]. This is of key importance in broadband modulated signal performance. 
Indeed, as shown in Figure 2.2 b), when the transistor is subjected to multi-tone input signals     and   , 
a low-frequency IMD voltage component |   −   | appears in the    ( ) waveform. If the drain 
impedance is high (magnitude comparable to the RF load impedance) in this frequency range, the 
nonlinearities in    ( ) will be transferred to    ( ) as shown in equation (3.5) and drain voltage 
modulation will occur: the instantaneous drain voltage will vary, which affects the instantaneous 
performance of the PA and causes significant memory effects [45]. 
   ( ) =    ( ) ⋅    (3.5) 
For modulated signals, the highest |   −   | IMD component is equal to the bandwidth of the input 
signal. Thus, the video bandwidth of the PA should exceed the bandwidth of the input signal. Note that 
in practical systems, the use of DPD and other signal pre-processing means that the PA input signal 
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bandwidth is the original input signal multiplied by the oversampling factor, which ranges from 5 to 
10. Thus, for 100 MHz modulated signals, the video bandwidth must be 0.5–1 GHz. 
According to [45], the conventional BN (high-impedance  /4 TL to turn the low-impedance supply 
node into an open circuit at RF) is unsuitable for broadband modulated signals. This is because the high 
inductance of the TL resonates with the high capacitance to produce a peak in     at relatively low 
frequencies. Thus, in this work, the output BNs are connected to the main and auxiliary transistor drains 
via very short TLs, which have low inductance. However, since there are no  /4 TLs to transform the 
BN impedance into a short-circuit at RF, the OCN will have to be co-designed with the BN. For the 
transistor input, the IMD effect is much less significant, so the input BNs are connected to the transistor 
gate and stabilization networks via conventional  /4 TLs. 
 Figure 3.6 a) and b) shows the realized drain and gate BNs, respectively. The drain BN consists of 
a 0.8 pF capacitor to ensure low impedance at the second harmonic, as well as 10 pF, 470 pF, 4.7 nF, 
47 nF, 1.0 µF, and 47 µF (tantalum) capacitors to ensure low baseband impedance, according to [47]. 
The gate BN does not include the 0.8 pF capacitor since the input harmonic termination was not to be 
critical in this design. The resulting drain impedances for the main and auxiliary transistors are shown 
in Figure 3.6 c). A very broad video bandwidth is achieved: at 500 MHz,   ,     = 6.5 Ω and   ,    =
9.2 Ω, and at 1 GHz,   ,     = 16.0 Ω and   ,    = 22. 5 Ω (both well below     ). 
 
Figure 3.6 CGHV1F006 transistor: a) Drain BN, b) Gate BN, c) Baseband impedance vs. frequency 
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3.5 Output Combiner Network Design 
3.5.1 Output Combiner Network Bandwidth Study 
In this section, the theoretical bandwidth of various OCN topologies is compared to determine what 
FBW can be obtained from the OCN itself, which is the theoretical bandwidth of the DPA. The 
generalized theory for inverted DPA presented in [48] will be used, both with   = 1 (equivalent to a 
single  /2 TL in the auxiliary transistor path), and an optimized value of   for bandwidth. The 
conventional DPA will also be presented for comparison. Figure 3.7 a), b), and c) shows the OCN 
topologies: conventional, inverted with   = 1, and inverted with optimized  , respectively. 
For the conventional DPA, given the values of      = 77 Ω,     ,    = 88 Ω, and     ,    =
125 Ω, determined from load pull, the DPA equations (2.53)–(2.55) can be used to obtain the values 
of     and   . However, with these three values, the equations would have no solution because the 
system is overdetermined. Thus,      = 70 Ω is selected instead to provide a solution, a small 
compromise for the main transistor’s       and    at saturation. Solving the equations results in the 
following values: 
    =   ,    ⋅
  ,   
  ,   
= 88 Ω ⋅
70
88








= 39 Ω (3.7) 
For the inverted DPA, the theory from [48] is used. For   = 1, equation (2.59) gives the value of 
   . To obtain the value of   , equation (2.60) is modified given the unequal ratio   ,   /     . The 
values of      and     are equal according to equation (2.61) and are set to     ,   , which maximizes 







= 70 Ω (3.8) 
   =
    
 1 +   ,   /  ,     ⋅  
=
70 Ω
(1 + 70/88) ⋅ 1
= 39 Ω (3.9) 
    =     ,    = 88 Ω (3.10) 
    =   ⋅     = 1 ⋅ 88 Ω = 88 Ω (3.11) 
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For the case of   ≠ 1, the design parameters are selected using equations (3.8)–(3.11), except the 
value of   is varied. In [48], the authors found that values of   < 1 reduce ITR at OBO and 
consequently improved bandwidth. However, this finding applied to the case where      <    = 50 Ω. 
In this work, since      >    , values of   > 1 are found to improve ITR at OBO. 
Figure 3.8 shows the magnitudes and phases of impedances   ,   ,   ,   , and   ,    plotted 
against frequency (normalized to   ). Based on the impedances seen by the transistors, the normalized 
output power can be plotted against normalized frequency to determine which OCN has the best overall 
bandwidth. Normalized output power for each transistor is calculated using the equation (3.12), where 
the first case has | | < |    | (   not reaching     /2), and the second case, | | > |    | (    not 
reaching     /2). Figure 3.9 a) and b) shows the normalized output power at OBO and     , 









Figure 3.7 DPA OCN topologies: a) Conventional, b) Inverted (  = 1), c) Inverted (arbitrary  ) 
From Figure 3.8 a) and d), it is clear that the behavior of the conventional OCN and inverted OCN 
with   = 1 quickly degrades over the bandwidth. For the conventional OCN,   ,    quickly drops, 
reducing      due to    not reaching its peak value, and for the inverted OCN (  = 1),   ,    quickly 
rises, reducing      due to     not reaching its peak value. Furthermore, an imaginary component of 
  ,    also appears as frequency deviates from   , which is especially problematic for the inverted 
OCN because this impedance contributes to early compression but does not lead to usable      . Thus, 
in Figure 3.9 a), these topologies have very poor bandwidth when considering normalized     . 
However, the advantage of these topologies is that OCN bandwidth is unlimited at saturation as seen 




Figure 3.8 DPA OCN realized impedances vs. normalized frequency:  
a) |  ,   |, b) |  ,   |, c) |  ,   |, d) ∠  ,   , e) ∠  ,   , f) ∠  ,    
 
Figure 3.9 DPA OCN normalized       vs. normalized frequency at: a) OBO, b)      
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As for the inverted OCN with arbitrary  , the magnitude of   ,    becomes flatter and flatter as   
increases. However, the phase slope of   ,    is steeper for increasing values of   (the imaginary 
component becomes more significant), so actually, there is not a significant improvement in normalized 
     bandwidth. The only exception is for   ≈ 1.25, which is a sweet spot for bandwidth defined 
based on     . However, for values of   ≠ 1, the normalized      is no longer flat and decreases 
quicker and quicker as   increases. Overall, the best design in terms of trade-off between      vs.      
bandwidth is the inverted DPA with   = 1.25, where      and      remain within 91% and 80% of 
their peak value (respectively) over a 40% FBW. 
3.5.2 Output Combiner Network Realization 
After determining the theoretical optimum OCN design parameters, the transistor parasitics must be 
absorbed into the OCN for the actual DPA. For this purpose, ideal current sources with the parasitic 
network from Figure 3.4 are used to emulate the transistor, which speeds up the optimization 
significantly without much loss of accuracy. The resulting network topology is shown in Figure 3.10. 
The main path has an OMN (which absorbs the transistor drain parasitics into a    ,  /4 TL), and the 
auxiliary path has an OMN (which absorbs the transistor drain parasitics into a    ,  /4 TL) followed 
by a    ,  /4 TL. These networks are joined together at the    node and a PMN matches the    =
50 Ω load resistor to the desired   . The initial values are set to     = 56 Ω,     = 88 Ω, and     =
110 Ω according to equations (3.8)–(3.11) and   = 1.25, then optimization is performed. 
The resulting design is somewhat different from the original. In particular, the theoretical derivation 
assumed a frequency-independent PMN, which is not the case in reality. With a frequency-dependent 
PMN,   = 0.77 provides the flattest   ,   ,   ,   , and   ,   . Hence, the PMN is designed to 
transform    = 50 Ω into    = 66 Ω according to equation (3.9). The PMN schematic is shown in 
Figure 3.11 a), and the resulting     is shown in Figure 3.11 b). The OMNs are optimized to compensate 
for the variation of     over frequency and make   ,   ,   ,   , and   ,    flat over the bandwidth. 
Furthermore, a purely reactive second harmonic impedance is desired to avoid harmonic power 
dissipation and improve    (the third harmonic is not controlled due to its low influence on performance 
[38]). The schematic of the designed OCN is shown in Figure 3.12, including the PMN and the two 
OMNs. The theoretical and design parameters of the OCN are given in Table 3.1. 
The fundamental and second harmonic values of   ,    and   ,    are shown in Figure 3.13 a) 
(normalized to      = 70 Ω), and the values of   ,   , in Figure 3.13 b) (normalized to     ,    =
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88 Ω). At the fundamental,   ,    is very well matched to     , with a small reactive component. The 
value of   ,    is slightly too low (     ,     ≈ 119 Ω and     ,    = 125 Ω), but the resistive 
component is very consistent over the bandwidth (  ,    nearly lies on a constant resistance circle). 
However, there is a significant reactive component when the frequency diverges from    (inductive 
below   , capacitive above   ), which is inevitable with the selected OCN topology.   ,    also shows 
a slightly reduced real value compared to     ,    = 88 Ω, as well as a reactive component.  
Table 3.1 Design parameters of the OCN for optimum DPA bandwidth 
Parameter   ,      ,      ,                       
Theory 
125 Ω 70 Ω 88 Ω 
1.25 56 Ω 88 Ω 110 Ω 25 Ω 
Design 0.77 91 Ω 88 Ω 68 Ω 66 Ω 
 
 
Figure 3.10 DPA OCN topology 
 




Figure 3.12 OCN schematic 
 
Figure 3.13 Realized PMN transistor impedances at fundamental and second harmonic: a)    , b)     
3.6 Input Section Design 
3.6.1 Source Impedance Selection 
For single-ended PAs, the main IMN function is to achieve a specific gain, but in DPAs, IMN design 
is far more critical, since the IMNs are responsible for realizing the current profiles of the main and 
auxiliary transistor, with the lowest possible AM-AM and AM-PM [45]. Thus, in this work, the source 
impedances for the main and auxiliary transistor,   ,  and   ,  had to be chosen judiciously. 
The first design step is to determine the achievable performance of the DPA assuming conjugate 
matched sources. The schematic, shown in Figure 3.14, is built using two CGHV1F006 transistors 
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loaded with the OCN designed in the previous section. Since the DPA is symmetric, each transistor is 
supplied with two equal-power sources with impedances   ,  =    , 
∗  and    ,  =    , 
∗ . The phase 
shift between the auxiliary and main sources (   ,  and    , ) is assumed to be generated by a  /4 TL, 
which is given in equation (3.13). The main transistor is biased at    ,  = −2.8   and the auxiliary 





+ 90° (3.13) 
Figures 3.15 a), 3.16 a), and 3.17 a) show the resulting AM-AM, AM-PM, and transistor load 
modulation over 3.2–5.0 GHz, in 450 MHz steps. There are issues, especially at 5.0 GHz. First, the 
load modulation of the auxiliary transistor brings     outside the Smith chart, which could lead to 
instability. This is the result of a delay mismatch between the two transistors, since they are biased in 
different classes (main: class AB, auxiliary: class C). Thus, the phase shift between the auxiliary and 
main sources is adjusted as shown in equation (3.14), which brings the main and auxiliary transistor 
output signals in phase. Furthermore, peak AM-PM is problematic, ranging from -27° at 3.2 GHz to 
34° at 5.0 GHz. The AM-PM of the OCN, in the DPA load modulation region (      between 33 and 
39 dBm), can be reduced by optimizing the phase of   , . Finally, AM-AM is also problematic: gain 
flatness could be improved (10.6–12.2 dB over the bandwidth) and       is very poor (as low as 30 
dBm at 5.0 GHz). AM-AM is adjusted by optimizing the magnitude of   , : if the main transistor is 
intentionally mismatched, the small-signal gain can be decreased, which can be used to improve gain 
flatness, as well as       due to slower gain roll-off.   ,  remains conjugate matched because the gain 





+ 110° (3.14) 
Table 3.2 shows the initial and optimized values of   ,  and   ,  for 3.2, 3.65, 4.1, 4.55, and 5.0 GHz. 
For intermediate frequency points, the values of   ,  and   ,  can be interpolated from the values in 
the table. Figures 3.15 b), 3.16 b), and 3.17 b) show the resulting AM-AM, AM-PM, and transistor load 
modulation over the 3.2–5.0 GHz range. The load modulation behavior is much better:     and     no 
longer have any imaginary component at   , and     no longer exits the Smith chart like in Figure 3.17 
a). The AM-PM is also more manageable, with a range of -25° to 21°. Gain flatness is improved (10.0 
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to 11.0 dB over the bandwidth, only a 1 dB variation), and       is improved (above 36 dBm at all 
frequencies). The trade-off is an acceptable decrease in small-signal gain. 
Table 3.2 Initial and optimized values of   ,  and   ,  for optimum DPA load modulation 
Parameter 






















































Figure 3.14 Schematic used to determine   ,  and   ,  
 




Figure 3.16 DPA AM-PM: a) With initial   , /  , , b) With optimized   , /  ,  
 
Figure 3.17 DPA load modulation: a) With initial   , /  , , b) With optimized   , /  ,  
3.6.2 Input Matching Network Realization 
The optimized impedances given in the previous section are very difficult to realize using physical 
components over the bandwidth because the required   ,  and   ,  follow a counterclockwise 
trajectory on the Smith chart as frequency increases, whereas the impedance of physical networks 
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always rotates clockwise with frequency [37]. Thus, high-order MNs are introduced to obtain the best 
matching across the bandwidth. Since there are five frequency points used for the matching (3.2, 3.65, 
4.1, 4.55, and 5.0 GHz), a sixth-order filter consisting of five TL sections and a stub is used, to allow 
matching at all five points with an extra degree of freedom.  
Furthermore, the desired phase relationship between    ,  and    ,  shown in equation (3.14) must 
be synthesized by the IMNs. However, the phase slope (90°) is not equal to the phase at    (110°), so 
it is not achievable with TLs, which have a phase proportional to frequency. Thus, capacitors, which 
have non-constant   over frequency, are introduced in the IMN to shape the phase slope. These 
capacitors also serve as DC blocks. 
The component values for the IMNs are obtained using optimization. Figure 3.18 a) and b) shows 
the schematics of the main and auxiliary transistor IMNs, respectively. The achieved performance of 
the IMNs is shown in Figure 3.19: a) shows the mismatch between desired and achieved    (return 
loss), b) shows the corresponding insertion loss, and c) shows the comparison between the desired and 
achieved phase shifts between the auxiliary and the main transistor paths. Over the bandwidth, the 
matching achieved corresponds to a 6.4–8.3 dB return loss, which corresponds to a 0.7–1.1 dB insertion 
loss: the expected small-signal gain is expected to be approximately 0.7–1.1 dB lower than in Figure 
3.15 b). The insertion loss ratio is very close to 1 across the bandwidth, showing a good power split 
between the main and auxiliary transistors. The achieved phase shift is also very close to the desired 
phase relationship, with a small variation from -3.4° to 3.1° over the entire bandwidth. 
.  




Figure 3.19 IMN performance: a) Return loss, b) Insertion loss, c) Phase relationship 
3.6.3 Input Power Divider Design 
A Wilkinson power divider providing an in-phase power split is used in this work since the required 
phase relationship is synthesized entirely by the main and auxiliary IMNs. Since the transistors are 
equal-sized and IMNs are designed for equal power split, a symmetric Wilkinson can be used, which 
simplifies the layout. To reduce insertion loss, a single-section Wilkinson is used, as shown in Figure 
3.20 a). However, over a 41% FBW (3.3–5.0 GHz), the single-section Wilkinson suffers frequency-
dependent behavior that worsens return loss and increases insertion loss at the low and high end of the 
bands, as shown in Figure 3.20 b). Thus, two additional TL sections are added after the Wilkinson to 
ease matching, and the rest of the IMN is tuned to restore the bandwidth. 
Figure 3.21 shows the schematics of the entire DPA input section. The achieved performance of the 
input section is shown in Figure 3.22: a) shows the return loss at all ports, b) shows the corresponding 
insertion loss (including the 3 dB loss due to the equal power split), and c) shows the comparison 
between the desired and achieved phase shifts between the auxiliary and the main transistor paths. Over 
the bandwidth, the matching achieved for   ,  and   ,  corresponds to a 5.8–8.2 dB return loss, or a 
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0.7–1.4 dB (excess) insertion loss, slightly worse than with IMNs alone. The power division ratio is 
also slightly degraded by adding the Wilkinson but remains between 0.92 and 1.17 (fairly close to 1) 
across the bandwidth.  The input return loss is good, 22.7 dB at    and better than 11.9 dB across the 
bandwidth, so the PA driver will not suffer significant reflection. As for the phase shift, it remains very 
good, with a -3.6° to 3.9° deviation from the expected over the entire bandwidth. In short, replacing the 
ideal power split with a Wilkinson had almost no impact on the IMN performance. 
The insertion loss ratio is very close to 1 across the bandwidth, showing a good power split between 
the main and auxiliary transistors. The achieved phase shift is very close to the desired phase 
relationship, with a small variation from -3.4° to 3.1° over the entire bandwidth. Thus, the load 
modulation shown in Figure 3.17 b) should be mostly maintained. 
 
Figure 3.20 Symmetric Wilkinson power divider: a) Schematic, b) S-parameters 
 




Figure 3.22 Input section performance: a) Return loss, b) Insertion loss, c) Phase relationship 
3.7 Full DPA Simulation Results 
The bias and stability networks, OCN, IMNs, power divider, and transistors are combined into one 
layout, which requires the addition of microstrip curved TLs and small adjustment of some TL lengths. 
The full layout is exported from Keysight ADS to Ansys HFSS for full 3D EM validation, which is 
more accurate than the 2.5D simulation used in ADS Momentum. Some performance degradation is 
observed when doing full 3D EM simulation, so the layout and values of passive components are 
readjusted. The capacitor-loaded stubs in the IMNs are replaced by open-circuited stubs to avoid 
performance variation due to component tolerances. Figure 3.23 shows the final DPA schematic. After 
tuning to restore the performance, the layout is exported to Altium Designer for the generation of 
manufacturing files. Figure 3.24 a) shows the final Altium design as sent for fabrication, and Figure 
3.24 b) shows a version with integrated Anaren X4C40K1-20S 20 dB directional coupler to sample the 
output for DPD. The coupler version was not fabricated at this stage because the coupler S-parameters 
were not provided over the entire DPA frequency band (including fundamental and harmonics). The 
EM-simulated performance of the DPA is shown in the following figures, before and after tuning.  
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Figure 3.25 shows the simulated S-parameters of the DPA from 2.0 to 6.0 GHz: a) shows the small-
signal gain (   ) and b) shows the input and output return loss (    and    ), as well as reverse isolation 
(   ). The bandwidth (defined by the flat region of    ) shifted down to 3.00–4.50 GHz after full EM 
simulation but was restored to 3.20–5.20 GHz after circuit tuning (however, the achieved gain was 
lower overall). The return loss was also improved over the band of interest after tuning, with both     
and     below -10 dB over the bandwidth (although the sharp resonance in     expected from Figure 
3.22 a) could not be recovered). However, small-signal performance is insufficient to fully characterize 
high-power PAs, especially not DPAs where the auxiliary transistor is only active at high power. 
Figure 3.27 shows the DPA current profiles at the intrinsic drain current source (with the parasitic 
network shown in Figure 3.4 de-embedded). Plots a) and b) cover 3.3–4.1 and 4.2–5.0 GHz before 
tuning, and c) and d) cover the same frequency ranges after tuning. The post-tuning version shows a 
significant improvement in the consistency of the turn-on point of the auxiliary transistor with respect 
to the normalized input voltage (the range shrinks from 0.25    − 0.5     to 0.3    − 0.45     and is a 
lot more regular over frequency). The auxiliary transistor turn-on point is not exactly 0.5    as per 
theory, but earlier turn-on is necessary to achieve a sufficiently high   ,   . Overall, after tuning,    
shows early compression for the lower frequencies (3.3–3.4 GHz), and     does not quite reach   ,    
for the lower and higher ends of the frequency band since the auxiliary transistor matching at these 
frequencies has degraded. Despite these shortcomings, the post-tuning profiles are a lot closer to the 
ideal case (represented with thick black lines) than pre-tuning, showing a significant improvement. 
Figure 3.28 shows the corresponding voltage profiles at the intrinsic drain current source: plots a) 
and b) cover 3.3–4.1 and 4.2–5.0 GHz before tuning, and c) and d) cover the same frequency ranges 
after tuning. After tuning,    is a lot closer to the desired profile, but 3.3 and 3.4 GHz show    higher 
than expected, indicating intrusion into the knee region and confirming the early compression in these 
bands. As for    , it does not reach the desired peak value in any of the frequency bands, which indicates 
that   ,    achieved was too low compared to     ,   . Despite these issues, the post-tuning profiles 
are a lot closer to the ideal case than pre-tuning, showing that performance was improved. 
Figure 3.26 shows the load modulation: plots a) and b) represent the main and auxiliary transistor 
load impedances before tuning, while c) and d) represent the same parameters after tuning. The Smith 
charts are normalized to      of the respective transistor. The full EM simulation shows that the main 
transistor load modulation was relatively well-maintained at low frequencies (solid lines) but degraded 
significantly into the capacitive region at high frequencies (dashed lines), which explains the poor 
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behavior of the voltage and current profiles at these frequencies. Post-tuning, the values of   ,    and 
  ,    lie much closer to the expectation from the initially designed OCN (Figure 3.13 a)). In particular, 
  ,    lies almost entirely on the constant 1.8 ⋅      circle, except in the very high bands (above 4.5 
GHz). However, at 3.3 and 3.4 GHz, the load modulation is poor (  ,    ≫     ), which confirms the 
early compression (also observed in Figures 3.27 and 3.28). As for the auxiliary transistor, tuning 
brought the values of   ,    much closer to the capacitive region and made the load modulation 
significantly more consistent for the high frequencies. However, these improvements came at a cost: 
for the low frequencies,   ,    ≪     ,   , which confirms the observation that    did not reach the 
desired peak value in Figure 3.28. Despite these shortcomings, the post-tuning version shows 
significantly less variation of   ,   ,   ,   , and   ,    over frequency compared to pre-tuning. 
Figures 3.29, 3.30, 3.31, and 3.32 show AM-AM (gain), AM-PM (phase shift),   , and PAE plotted 
against      . Plots a) and b) show the low-frequency and high- frequency bands pre-tuning, and c) and 
d) show the low-frequency and high- frequency bands post-tuning. The pre-tuning design shows a very 
variable range of      (35.5–39.5 dBm), whereas post-tuning made the range much tighter (38.5–39.5 
dBm). For AM-AM, the tuning made a huge difference at high frequencies: the pre-tuning case shows 
a very rapid drop in gain for frequencies above 4.5 GHz (overall 6–11 dB small-signal gain variation 
over the bandwidth), whereas the post-tuning case shows significantly better gain flatness (9.0–10.5 
dB) and saturated gain (above 7 dB for all bands). For AM-PM, the tuning had a very beneficial impact: 
the range of AM-PM at      shrank from [-22°,15°] to [-20°, 8°]. The discontinuity in the AM-PM 
curve caused by the auxiliary transistor turn-on was minimized, which should aid with DPD 
linearizability, but could not be fully eliminated over the entire band. Finally, significant improvements 
are visible in the    plots. Before tuning, the turn-on point of the auxiliary transistor (inflection point 
in the DE curve) is extremely inconsistent, ranging from 28 to 34 dBm. Many low-frequency bands 
such as 3.3–3.6 GHz showed almost no OBO    enhancement over a class B PA. After tuning, the 
turn-on point is much more consistent at approximately 32 dBm, or 6-7 dB OBO. OBO    enhancement 
is much clearer, with   ,    > 40% and   ,    > 58% for all bands. Low-frequency bands (3.3–3.6 
GHz) still show slightly degraded OBO    enhancement, likely because the transistor’s    is poor 
when   ,    is in the inductive region of the Smith chart. For PAE, the conclusions are largely the 
same as for   , with a very significant improvement post-tune due to improvements in    and gain. In 
addition, note the significant PAE drop-off at      compared to OBO (       > 35%,        >






















Figure 3.25 Simulated DPA S-parameters: a)    , b)     ,    ,      
 
Figure 3.26 Simulated DPA load modulation trajectories vs. frequency and output power: 
a) Main transistor pre-tune, b) Main transistor post-tune, 




Figure 3.27 Simulated DPA current profiles:  
a) Low-f pre-tune, b) Low-f post-tune, c) High-f pre-tune, d) High-f post-tune 
 
Figure 3.28 Simulated DPA voltage profiles:  




Figure 3.29 Simulated DPA AM-AM: 
a) Low-f pre-tune, b) Low-f post-tune, c) High-f pre-tune, d) High-f post-tune 
 
Figure 3.30 Simulated DPA AM-PM: 




Figure 3.31 Simulated DPA   : 
a) Low-f pre-tune, b) Low-f post-tune, c) High-f pre-tune, d) High-f post-tune 
 
Figure 3.32 Simulated DPA PAE: 




3.3–5.0 GHz Linearity-Enhanced DPA Measurements 
4.1 Single DPA Measurements 
The DPA fabrication files were sent to a third-party PCB manufacturing company for PCB 
manufacturing and assembly. Figure 4.1 shows the fabricated DPA, of which four copies were built. In 
this section, each DPA unit is tested individually [S-parameters, continuous-wave (CW), and modulated 
signals] to compare performance to the simulation, and to check for performance consistency between 
the four units. In the next section, the four units will be used for modulated signal measurements in a 
2×2 MIMO array. 
 
Figure 4.1 Photograph of the fabricated DPA 
4.1.1 S-parameter Measurements 
The setup shown in Figure 4.2 is used for measuring DPA small-signal performance. The effects of the 
cables and 30 dB attenuator are de-embedded from the vector network analyzer measurement results 
using linear calibration to isolate the performance of the DPA only. The four DPAs are biased at     =
28   and    ,  = 20    as in simulation, with    ,  for the main transistor ranging from -2.7 V to -
2.9 V due to threshold voltage variation between units. The S-parameters (   ,     ,    ,    ) are shown 
in Figure 4.3 a), b), c), and d), respectively. The S-parameters show good agreement between simulation 
and measurement, especially for    , and no frequency shift is observed.     and     differ in shape 
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between simulation and measurement, but the return loss at both ports remains above 10 dB for nearly 
the entire bandwidth.     is very flat across the entire bandwidth and increased by 3–4 dB compared to 
simulation. The consistency between all four units is remarkable, which will be beneficial during 
MIMO array performance since all units should be nearly identical, which is beneficial for array 
symmetry. 
 
Figure 4.2 Block diagram of the DPA S-parameter measurement setup 
 
Figure 4.3 Measured DPA S-parameters: a)    , b)    , c)    , d)     
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4.1.2 Continuous-Wave Measurements 
The setup shown in Figure 4.4 is used for measuring DPA CW performance. Linear calibration is 
performed to de-embed the cables, then source and receiver power calibration are used to de-embedded 
the driver’s linear gain and the 30 dB attenuator. The nonlinearities of the ZVE-3W-183+ driver (AM-
AM and AM-PM) are de-embedded during data post-processing. The main transistor is biased at 
   ,  = 20   . The auxiliary transistor is biased to turn on at 6 dB OBO: units 1, 3, and 4 use    ,  =
−6.4   for 3.3–4.1 GHz and    ,  = −6.0   for 4.2–5.0 GHz (unit 2 requires a 200 mV higher    , ). 
Figure 4.5 plots AM-AM and AM-PM and Figure 4.6 plots    and PAE for one of the DPA units. 
Figures 4.7 to 4.10 plot small-signal gain,     ,    at     , and    at 6 dB OBO, respectively, for all 
four units. The CW performance of all four units compared to the simulation is summarized in Table 
4.1. As seen in the aforementioned figures, the CW performance degraded in measurement compared 
to simulation. Across all units and frequencies, small-signal gain dropped by 0.6–1.2 dB and      
decreased by 0.1–0.4 dBm°.    at      reached or exceeded the simulated value in the low frequency 
bands but fell 11–14 percentage points in the upper bands, and    at 6 dB OBO was 4–8 percentage 
points lower than in simulation. These discrepancies are likely due to inaccurate large-signal transistor 
performance modeling, especially for the auxiliary transistor, since S-parameter measurements showed 
excellent agreement between simulation and measurement. Between units, the CW performance of all 
four units is nearly indistinguishable, which is highly beneficial for array symmetry in MIMO tests. 
The exception is unit 4, which exhibits early auxiliary transistor turn-on. A slightly lower    ,  for the 
auxiliary transistor would delay the turn-on and improve    at OBO, at the expense of large-signal gain 
and     . 
 




Figure 4.5 Measured DPA linearity performance vs.      : a) AM-AM over 3.3–4.1 GHz, 
b) AM-AM over 4.2–5.0 GHz, c) AM-PM over 3.3–4.1 GHz, d) AM-PM over 4.2–5.0 GHz 
 
Figure 4.6 Measured DPA efficiency performance vs.      : a)    over 3.3–4.1 GHz, 




Figure 4.7 Measured DPA small-signal gain vs. frequency 
 
Figure 4.8 Measured DPA      vs. frequency 
 
Figure 4.9 Measured DPA    at      vs. frequency 
 
Figure 4.10 Measured DPA    at 6 dB OBO vs. frequency 
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   (    ; 6 dB OBO) 
(%) 




8.4–10.4 -20.9–10.9 38.3–39.6 59.3–65.7 42.0–52.3 46.8–53.5 35.4–45.2 
1 7.6–9.5 -2.6–25.1 38.0–39.2 48.4–65.3 38.3–44.3 34.4–49.4 30.1–36.3 
2 7.8–9.7 -4.0–24.2 38.0–39.2 48.4–67.1 38.6–45.1 34.6–49.9 31.1–37.1 
3 7.5–9.7 -2.2–26.1 37.9–39.3 46.5–68.1 38.6–44.5 32.7–50.9 29.6–36.0 
4 7.2–9.7 -4.0–25.2 38.1–39.5 45.8–67.6 33.8–43.7 32.7–51.2 25.0–35.9 
4.1.3 Modulated Signal Measurements 
The setup shown in Figure 4.11 is used to measure DPA modulated signal performance. The DPA is 
characterized using 100 and 200 MHz bandwidth OFDM signals with 8 dB PAPR, which are similar 
to realistic 5G signals deployed in the field. All four units are evaluated, with bias voltages set 
identically to the S-parameter and CW tests. Each DPA unit is paired with a Mini-Circuits ZHL-42+ 
driver for the entirety of the tests to ensure performance consistency. The RF input is generated from a 
Keysight M8190A arbitrary waveform generator (AWG) and is attenuated by 3 dB such that the entire 
dynamic range of the AWG can be utilized, reducing quantization noise. 
 
Figure 4.11 Block diagram of the DPA modulated signal measurement setup 
First, various DPD algorithms and number of DPD coefficients are evaluated to determine the 
optimum settings for linearizing the DPA. These tests are conducted with unit 1 and a 100 MHz 
bandwidth signal centered at 3.5 GHz. The algorithms tested are a memory polynomial-dynamic 
reduction deviation algorithm (MDDR), as well as coefficient-reduced Volterra (CRV) [51]. The test 
results are shown in Table 4.2. The DPD algorithm that provides the best trade-off between linearity 
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and DPD complexity is MDDR with nonlinearity order   = 7 or   = 8, memory depth   = 10, and 
nonlinear memory depth    = 5 or    = 6, which results in 49 or 68 coefficients, respectively. 
Overall, the linearity performance of the DPA itself is very good due to the linearity-enhancement 
techniques employed in its design (AM-PM reduction and drain BN design), which are described in 
more detail in Chapter 3. When driven near saturation (     ≈ 31   , corresponding to 
     ≈ 39     with 8 dB PAPR), the ACPR reaches below -52 dBc with 49 coefficients or -56 dBc 
with 68 coefficients. This is well below the base station ACPR limit of -45 dBc specified by the 3GPP, 
which sets the standards for cellular communication [52]. 
Table 4.2 Comparison of DPA modulated signal performance vs. DPD algorithm 
DPD algorithm 
(N, M, NM, coeff.) 
MDDR 
7, 10, 5, 49 
MDDR 
8, 10, 6, 68 
CRV 
7, 10, 5, 31 
CRV 
10, 10, 9, 96 









































Next, a frequency sweep is performed. These tests are conducted with unit 1 and a 100 MHz signal 
whose center frequency is varied from 3.25 GHz to 3.75 GHz. For consistency,       is kept consistent 
at 30 dBm (the highest that can be achieved over the entire band). The DPD algorithm used is MDDR 
with 49 coefficients. The entire DPA frequency range could not be characterized due to the oscilloscope 
bandwidth limit (4 GHz), which limits the maximum frequency to 3.75 GHz (due to an oversampling 
ratio of 5, the modulated signal occupies a bandwidth of ±250 MHz). The test results are shown in 
Table 4.3. This frequency sweep measurement reveals that the DPA linearity increases as frequency 
increases towards the DPA    of 4.15 GHz (ACPR is -51 dBc at 3.25 GHz and rises to -57 dBc at 3.75 
GHz). This is because as the frequency increases closer and closer to   , the DPA linearity improves 
(AM-PM gets closer and closer to a flat line and      increases as shown in Figure 4.5). If modulated 
signal characterization with a higher frequency range could be realized, the ACPR would likely start 
decreasing above 4.15 GHz, as linearity becomes worse and worse (AM-PM starts to increase rapidly 
and      starts to decrease).  
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Table 4.3 Comparison of DPA modulated signal performance vs. signal frequency 
Signal frequency 
(GHz) 



























































Finally, all four DPA units are characterized with 100 and 200 MHz signals centered at 3.5 GHz to 
determine the variation in linearity performance between units. The test results are shown in Table 4.4. 
For the 100 MHz test, MDDR with 49 coefficients is used, resulting in consistent linearity performance 
between units (ACPR between -51 and -54 dBc across all units when driven near saturation). For the 
200 MHz test, MDDR with 68 or 91 coefficients is used, but the higher number of coefficients does not 
result in an appreciable improvement in ACPR, so the fundamental DPA linearity performance for 200 
MHz is established. Average    is also recorded for these tests, showing consistent efficiency behavior 
between units (   ranging from 38.0 to 39.5% across DPA units, and not varying significantly between 
100 and 200 MHz). 
Table 4.4 Comparison of DPA modulated signal performance vs. signal bandwidth for all units 
DPA unit 1 2 3 4 
Signal bandwidth 
(MHz) 
100 200 200 100 200 200 100 200 200 100 200 200 
Number of coeff. 49 68 91 49 68 91 49 68 91 49 68 91 
























































































Average    (%) 38.7 38.0 38.3 39.5 
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Figures 4.12, 4.13, and 4.14 compare AM-AM, AM-PM, and spectra between 100 and 200 MHz, 
respectively. The AM-AM and AM-PM curves are much thicker for 200 MHz due to significantly 
higher memory effects. The spectrum before DPD is much less flat in-band at 200 MHz because the 
DPA gain is not flat over such a wide bandwidth. After DPD, the 200 MHz spectrum also shows 
significant residual nonlinearity (sidebands), whereas the spectrum in 100 MHz is much flatter outside 
of the desired band. Overall, the DPA shows much better behavior under 100 MHz compared to 200. 
 
Figure 4.12 AM-AM distortion before and after DPD for: a) 100 MHz, b) 200 MHz 
 




Figure 4.14 Output spectra before and after DPD for: a) 100 MHz, b) 200 MHz 
4.2 2×2 DPA Array Measurements 
The measurements in this section assess the effects of antenna load mismatch and crosstalk on the 
linearity and efficiency of the fabricated DPA in a MIMO context, under wideband modulated signals. 
The DPA is evaluated by connecting it to a custom-designed 2×2 dual-polarized antenna array with 
variable array spacing for variable crosstalk level between antenna elements. The same study is also 
performed with a custom-designed class AB PA based on the same transistor to compare the linearity 
and efficiency of a conventional single-ended PA in a MIMO setup. The study also uses two DPD 
schemes, conventional single input single output (SISO), as well as dual input single output (DISO) to 
compare their ability to linearize the PA array. 
4.2.1 2×2 Array Test Setup Description 
The setup shown in Figure 4.15 is used to measure PA modulated signal performance for both the class 
AB PA and the DPA presented in this work (DC power supplies are not shown for simplicity). A fully 
digital beamforming architecture is used, capable of supporting four independent (uncorrelated) OFDM 
signals (3.4 GHz center frequency, 100 MHz bandwidth, and 8 dB PAPR). In each path, the signal is 
generated using MATLAB, uploaded to an M8190A AWG, amplified by the Mini-Circuits ZHL-42+ 
driver, and applied to the PA under test. The PAs are connected to the 2×2 antenna array which acts as 
the load (since only four PAs are available, only one of the polarizations is used, even though the array 
could support up to eight PAs with both polarizations). A 20 dB Anaren X4C40K1-20S directional 
 
 75 
coupler samples each PA’s output signal into a Keysight DSOS404A oscilloscope. The measured signal 
is then sent back to the PC, which performs offline DPD processing using either SISO or DISO DPD. 
Figure 4.16 shows the fabricated dual-polarized antenna array used in this study, which was designed 
in-house, Figure 4.17 a) shows the S-parameters of a single antenna element, demonstrating good 
matching (return loss above 10 dB) over a 3.2–3.8 GHz bandwidth. Figure 4.17 b) shows the worst-
case coupling between neighboring antenna elements over the three possible antenna spacings in terms 
of wavelength (0.6 λ, 0.7 λ, and 0.8 λ). A frequency of 3.4 GHz is chosen for the signal, such that 
antenna coupling does not drop too low to become irrelevant. The resulting coupling values for the 
three spacings are -21.4, -24.0, and -26.3 dB, respectively.  
The SISO DPD scheme is the same conventional DPD used in the previous section single PA 
measurement. The DPA uses MDDR with 68 coefficients, while the class AB PA uses CRV with 31 
coefficients. The DISO DPD scheme was first introduced in [53] to mitigate the combined effects of 
PA nonlinearity and antenna crosstalk. Figure 4.18 shows the DISO DPD block diagram. The DPD 
output in each PA path (  ) is a function of both the PA input signal (  ) and the output signal of the 
crosstalk and mismatch (CTMM) block corresponding to this path. The CTMM approximates the 
crosstalk signal reflected from the antenna array to each PA’s output port (   , ) as a linear combination 
of the signals in the other paths. A small number of additional coefficients are required by the DISO 
DPD algorithm, 12 for the class AB PA (43 total) and 14 for the DPA (84 total). 
 




Figure 4.16 Photograph of the fabricated antenna array 
 
Figure 4.17 Antenna array: a) Single element S-parameters, b) Worst-case coupling between elements 
 
Figure 4.18 Block diagram of DISO DPD including CTMM block 
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4.2.2  2×2 Array Measurement Results 
Table 4.5 shows the measurement results of the 2×2 class AB and DPA arrays. The NMSE and ACPR 
are calculated for the combined signal, which is the vector sum of all four PA output signals (NMSE is 
calculated by comparing the combined output signal to the combined input signal, and ACPR, by 
comparing in-band and out-of-band emissions of the combined signal). This method of measuring 
ACPR and NMSE yields similar results to an over-the-air (OTA) measurement at boresight (transmitter 
and receiver antennas facing each other directly). First, only a single chain is turned on, and the PA 
performance with antenna load is compared to the performance when terminated with 50 Ω (data from 
the previous section). This test shows performance degradation due to antenna load mismatch, but not 
crosstalk. Next, all four chains are turned on, and the array performance is compared for 0.6 λ, 0.7 λ, 
and 0.8 λ spacings, with SISO and DISO DPD. These tests show the combined effects of antenna load 
mismatch and variable crosstalk levels and the linearity improvement of DISO DPD over SISO DPD. 
Table 4.5 Performance summary of the 2×2 class AB PA and DPA arrays under modulated signals 
 
The results highlight several interesting trends about PA performance under antenna load mismatch 
and crosstalk. Load mismatch alone is responsible for significant       and    degradations: 1.2 dB and 
8.0 percentage points for the class AB PA, 2.0 dB, and 7.2 percentage points for the DPA. Linearity 
also degrades, with ACPR increasing from approximately -55 dBc to approximately -50 dBc for both 
 
NMSE of combined signal 
(%) 









coeff. Before DPD After DPD Before DPD After DPD 
Single 
AB PA 
50 Ω load 8.8 0.4 -33.8 / -31.7 -54.3 / -54.8 29.1 28.8 
31 





0.6 λ 9.4 2.7 -34.4 / -32.7 -44.3 / -45.0 21.5 33.4 
0.7 λ 9.5 2.9 -34.4 / -32.6 -46.5 / -47.0 21.3 33.4 
0.8 λ 9.4 3.2 -34.4 / -32.7 -47.1 / -47.9 21.0 33.4 
DISO 
0.6 λ 9.2 1.3 -34.4 / -32.7 -48.5 / -49.2 21.3 33.4 
43 0.7 λ 10.2 1.3 -34.7 / -32.9 -49.2 / -49.8 21.2 33.4 
0.8 λ 9.4 1.3 -34.7 / -32.8 -49.4 / -50.2 21.0 33.4 
Single 
DPA 
50 Ω load 9.9 0.5 -32.8 / -30.6 -54.8 / -54.8 38.3 30.8 
68 





0.6 λ 9.0 2.2 -31.9 / -32.3 -43.0 / -43.1 31.0 34.6 
0.7 λ 9.5 2.2 -31.6 / -31.7 -45.8 / -46.1 30.5 34.7 
0.8 λ 8.9 1.5 -32.7 / -32.2 -48.6 / -48.6 31.4 34.6 
DISO 
0.6 λ 9.1 1.3 -31.8 / -32.2 -48.0 / -49.0 30.5 34.6 
84 0.7 λ 9.3 1.2 -32.2 / -31.6 -49.6 / -50.0 31.2 34.7 
0.8 λ 9.0 1.4 -32.6 / -32.1 -49.7 / -49.7 30.5 34.5 
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PAs. These degradations occur because the PAs were designed for 50 Ω terminations. This could be 
resolved by antenna-PA co-design (optimizing the PA for the load presented by the antenna) if the 
antenna array parameters are known in advance, or reconfigurable solutions such as the B2D PA [10] 
and QB DPA [25] if the PA is designed to work with any antenna. The 2×2 array results highlight the 
effects of crosstalk.       per PA and    vary negligibly regardless of crosstalk level because the 
average load impedance to the PAs remains constant, despite instantaneous deviations from the mean 
due to the crosstalk-induced active load modulation. As for linearity, Figure 4.19 shows the output 
spectra for the class AB PA, and Figure 4.20, for the DPA, at all three array spacings, with both SISO 
and DISO DPD. With SISO DPD, ACPR degrades as crosstalk increases, ranging from -47 to -44 dBc 
for the class AB PA and -49 to -43 dBc for the DPA as array spacing varies from 0.8 λ to 0.6 λ. However, 
DISO DPD can linearize both class AB and DPA arrays to nearly the same level as the single PA with 
antenna load (ACPR below -48 dBc in all cases), which exceeds the 3GPP ACPR specifications [52]. 
 




Figure 4.20 Spectra of the DPA array for various DPD schemes at: a) 0.6 λ, b) 0.7λ, c) 0.8 λ 
The behavior of individual PAs in the array compared to the overall output signal is shown in the 
following figures. Figures 4.21, 4.22, and 4.23 compare the AM-AM, AM-PM, and spectra, 
respectively, for the output of a single DPA in the array and the combined output signal. These results 
show that the output of each PA in the array is not nearly linearized to the same level as the combined 
output signal, based on the spread of AM-AM and AM-PM plots, as well as the residual sidebands in 
the spectrum. Indeed, since the DPD focuses on the combined signal, it only corrects for PA 
nonlinearities that add up constructively in the output signal, not those that interfere destructively. Thus, 
the linearization method based on the combined signal is more effective in terms of resource 




Figure 4.21 2×2 array AM-AM distortion for: a) Single PA output, b) Combined output signal 
 
Figure 4.22 2×2 array AM-PM distortion for: a) Single PA output, b) Combined output signal 
 




Conclusions and Future Work 
5.1 Conclusions 
This thesis began with Chapter 1 discussing the implications of 5G cellular communications on PA 
design. The increased bandwidth requires broadband PA design techniques, the increased PAPR 
requires OBO efficiency-enhancement techniques, and the emergence of massive MIMO requires 
improved linearity to comply with linearity standards in the presence of antenna crosstalk. Furthermore, 
the 5G sub-6 GHz spectrum includes new frequency bands in the 3.3–5.0 GHz range. Thus, existing 
4G PAs are not suitable for 5G applications, and new PA design techniques are required. 
Next, Chapter 2 discussed various OBO efficiency-enhancement techniques such as the EER and ET 
PAs, outphasing PA, and DPA. The DPA was shown to be most suitable for MIMO implementation 
due to its simplicity, as the load modulation occurs in the RF domain, without the need for an external 
circuit. However, in the subsequent literature review, the surveyed state-of-the-art DPAs did not operate 
in the 3.3–5.0 GHz range (most were at lower frequencies) and were not evaluated in a MIMO context 
(as a PA array loaded with an antenna array), so they were not suitable for 5G applications. 
Then, Chapter 3 discussed the design procedure for a 3.3–5.0 GHz linearity-enhanced 6 dB OBO 
DPA designed for 5G applications. The wide FBW of 41% is achieved by using an inverted DPA OCN 
composed of low-order networks, as well as a high-order PMN. The linearity is enhanced by designing 
the BNs to provide a low baseband impedance, and by selecting transistor source impedances to reduce 
AM-PM variation. Simulation results show 8.4–10.4 dB gain, -20.9°–10.9° peak AM-PM, 38.3–39.6 
dBm     , and drain efficiencies of 59.3–65.7% at      and 42.0–52.3% at 6 dB OBO, superior to the 
results in [23] while also operating at higher frequencies. 
Finally, Chapter 4 discussed the measurement results of the four fabricated DPA units. Small-signal 
measurements demonstrated incredibly consistent DPA performance between units and good 
agreement between simulation and measurement results (no frequency downshift). CW measurements 
showed some degradation compared to simulation: 7.8–9.7 dB gain, -4.0°–24.2° peak AM-PM, 38.0–
39.2 dBm     , and drain efficiencies of 48.4–67.1% at      and 38.6–45.1% at 6 dB OBO. However, 
performance remained competitive with the work in [23] which targeted similar specifications. To the 
author’s best knowledge, this is the only 3.3–5.0 GHz DPA reported in the literature, which 
demonstrates that all new 5G sub-6 GHz bands can be serviced using a single PA.  
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Under wideband modulated signal excitation, the DPA offered very good linearity: ACPR below  
-50 dBc is achievable at 100 or 200 MHz bandwidth, with an appropriate DPD algorithm and number 
of coefficients. This chapter concluded with a MIMO PA linearity and efficiency study, comparing this 
work’s 2×2 DPA array with a 2×2 class AB PA array under wideband modulated signals. The PA arrays 
were loaded with a 2×2 antenna array, subjecting the PAs to antenna load mismatch and crosstalk 
between PAs, which was varied based on antenna spacing. This study revealed that load mismatch is 
the main factor for performance degradation in MIMO systems, as it worsened average output power 
and efficiency as well as linearity. Antenna crosstalk mainly affected linearity, as it degraded ACPR 
under SISO DPD, but DISO DPD was able to successfully linearize the transmitter (ACPR below -48 
dBc), even under the highest crosstalk level. Despite the detrimental effects of load mismatch and 
crosstalk in MIMO systems, the DPA remains the preferred architecture over class AB PAs, since it 
can achieve a higher drain efficiency and similar linearity. To the author’s best knowledge, this is the 
only work in the literature that compared class AB PA and DPA MIMO performance using 5G-
candidate signals and a fully digital beamforming architecture. 
5.2 Future Work 
This work proved it is possible to enhance the RF performance of DPAs for use in 5G communications, 
however, several avenues could be pursued in the future to achieve further improvements. Although 
the fabricated DPA demonstrated a very good agreement with simulation in small-signal measurements 
(no frequency shift), there were some discrepancies in large-signal measurements, such as AM-AM, 
AM-PM, and efficiency (which were all worse compared to simulation). Since the discrepancy is in 
large-signal measurements, this points to an issue with the transistor modeling used in this work. Future 
refinement of the design methodology could reduce the discrepancy between simulation and 
measurement results. 
In addition, the performance specifications of the DPA could be improved. For example, the drain 
bias voltage was reduced from 40 V to 28 V to ease matching requirements, but if an intermediate value 
were selected, the PA output power could be increased. Furthermore, using asymmetric drain bias 
voltages for the main and auxiliary transistors could enable a higher OBO efficiency enhancement level 
such as 8 or 9.5 dB, one that would be of more practical relevance than the 6 dB obtained in this work 
given that 5G-like modulated signals can have a PAPR of 8 dB or higher. 
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Additional DPA modulated signal measurements could also be performed. Indeed, the entire 
frequency range could not be characterized in the modulated signal test since the oscilloscope had a 
limited measurement bandwidth of up to 4 GHz. By using a higher bandwidth oscilloscope or spectrum 
analyzer to process the received signal, the entire 3.3–5.0 GHz bandwidth could be assessed with 
modulated signals. Furthermore, only OFDM signals were used, but the DPA should also be tested with 
carrier aggregated signals, including non-contiguous signals (two frequency bands with a gap in the 
middle). 
Moreover, MIMO array measurements are still in their infancy; a deeper understanding of the array’s 
performance could be gained if additional tests could be performed. For example, the center frequency 
and bandwidth of the modulated signals could be varied to characterize the system over the entire 
antenna bandwidth of 3.2–3.8 GHz. Also, OTA measurements using a receiver antenna were not 
performed, only conductive measurements were taken. OTA measurements could help fully 
characterize the MIMO transmitter, including its linearity performance (ACPR and NMSE) over 
different steering angles, not just at boresight. Finally, since the goal is to realize a massive MIMO 
array, a larger array size (e.g., 4×4 or larger) should be developed and tested. The designed 2×2 
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